index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
linux
/
platform_data
/
ti-sysc.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-04-06
bus: ti-sysc: Handle swsup idle mode quirks
Tony Lindgren
1
-0
/
+3
2019-04-03
bus: ti-sysc: Add quirk handling for external optional functional clock
Tony Lindgren
1
-0
/
+1
2019-04-01
bus: ti-sysc: Handle missed no-idle property in addition to no-idle-on-init
Tony Lindgren
1
-2
/
+3
2018-09-24
bus: ti-sysc: Defer suspend as needed
Tony Lindgren
1
-1
/
+0
2018-07-10
bus: ti-sysc: Add support for using ti-sysc for MCAN on dra76x
Faiz Abbas
1
-0
/
+1
2018-05-01
bus: ti-sysc: Tag some modules resource providers for noirq suspend
Tony Lindgren
1
-0
/
+1
2018-02-27
bus: ti-sysc: Handle some devices in omap_device compatible way
Tony Lindgren
1
-0
/
+1
2018-02-27
bus: ti-sysc: Add support for platform data callbacks
Tony Lindgren
1
-0
/
+49
2017-12-21
bus: ti-sysc: Add parsing of module capabilities
Tony Lindgren
1
-0
/
+10
2017-12-21
bus: ti-sysc: Handle module quirks based dts configuration
Tony Lindgren
1
-0
/
+6
2017-12-21
bus: ti-sysc: Detect i2c interconnect target module based on register layout
Tony Lindgren
1
-0
/
+1
2017-12-21
bus: ti-sysc: Add register bits for interconnect target modules
Tony Lindgren
1
-0
/
+40
2017-12-21
bus: ti-sysc: Make omap_hwmod_sysc_fields into sysc_regbits platform data
Tony Lindgren
1
-0
/
+29