summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2017-10-30drm/i915: Populate output_types from .get_config()Ville Syrjälä11-4/+33
2017-10-30drm/i915: Parse max HDMI TMDS clock from VBTVille Syrjälä4-10/+50
2017-10-30drm/i915/vbt: Fix HDMI level shifter and max data rate bitfield sizesVille Syrjälä1-2/+2
2017-10-27drm/i915: Clean up the mess around hdmi_12bpc_possible()Ville Syrjälä1-3/+8
2017-10-27drm/i915: Improve DP downstream HPD handlingVille Syrjälä1-0/+18
2017-10-27drm/i915: Fix BXT lane latency optimal setting with MSTVille Syrjälä4-6/+26
2017-10-27drm/i915: Stop using encoder->type in intel_ddi_enable_transcoder_func()Ville Syrjälä1-10/+5
2017-10-27drm/i915: Start using output_types for DPLL selectionVille Syrjälä1-23/+13
2017-10-27drm/i915: Pass crtc state to intel_prepare_dp_ddi_buffers()Ville Syrjälä1-16/+9
2017-10-27drm/i915: Don't use encoder->type in intel_ddi_set_pipe_settings()Ville Syrjälä1-23/+24
2017-10-27drm/i915: Hold rcu_read_lock when iterating over the radixtree (vma idr)Chris Wilson1-0/+2
2017-10-27drm/i915: Hold rcu_read_lock when iterating over the radixtree (objects)Chris Wilson1-0/+2
2017-10-27drm/i915: Empty the ring before disablingChris Wilson2-2/+10
2017-10-27drm/i915/edp: clean up code and comments around eDP DPCD readJani Nikula1-3/+7
2017-10-27drm/i915/edp: read edp display control registers unconditionallyJani Nikula1-3/+10
2017-10-27drm/i915: Calculate ironlake intermediate watermarks correctly, v2.Maarten Lankhorst1-1/+8
2017-10-27drm/i915: Do not rely on wm preservation for ILK watermarksMaarten Lankhorst2-31/+21
2017-10-27drm/i915: Cancel the modeset retry work during modeset cleanupManasi Navare1-1/+18
2017-10-26drm/i915: Add -Wall -Wextra to our build, set warnings to fullChris Wilson1-1/+20
2017-10-26drm/i915: Include RING_MODE when dumping the engine stateChris Wilson1-2/+7
2017-10-26drm/i915/huc: Use helper function while waiting for DMA completionMichal Wajdeczko1-1/+1
2017-10-26drm/i915/guc: Preemption! With GuCMichał Winiarski7-18/+222
2017-10-26drm/i915: Rename helpers used for unwinding, use macro for can_preemptMichał Winiarski4-20/+25
2017-10-26drm/i915/guc: Keep request->priority for its lifetimeMichał Winiarski1-1/+0
2017-10-26drm/i915: Add information needed to track engine preempt stateMichał Winiarski1-0/+7
2017-10-26drm/i915: Extract "emit write" part of emit breadcrumb functionsMichał Winiarski2-20/+46
2017-10-26drm/i915/guc: Split guc_wq_item_appendMichał Winiarski1-25/+30
2017-10-26drm/i915/guc: Add a second client, to be used for preemptionDave Gordon3-35/+86
2017-10-26drm/i915/guc: Add preemption action to GuC firmware interfaceMichał Winiarski1-0/+39
2017-10-26drm/i915/guc: Allocate separate shared data object for GuC communicationMichał Winiarski3-13/+39
2017-10-26drm/i915/guc: Extract GuC stage desc pool creation into a helperMichał Winiarski1-27/+38
2017-10-26drm/i915/guc: Do not use 0 for GuC doorbell cookieMichał Winiarski1-2/+5
2017-10-26drm/i915/cnl: Fix SSEU Device Status.Rodrigo Vivi2-2/+66
2017-10-25drm/i915/guc: Initialize GuC before restarting enginesMichał Winiarski3-14/+6
2017-10-25drm/i915/guc: Always enable the breadcrumbs irqChris Wilson4-36/+59
2017-10-25drm/i915: Add a hook for making the engines idle (parking) and unparkingChris Wilson6-5/+47
2017-10-25drm/i915/cnl: Allow 2 pixel per clock on Cannonlake.Rodrigo Vivi3-14/+5
2017-10-25drm/i915: Disable lazy PPGTT page table optimization for vGPUJoonas Lahtinen1-1/+1
2017-10-25Revert "drm/i915/selftests: Convert timers to use timer_setup()"Chris Wilson1-3/+3
2017-10-25drm/i915/selftests: Convert timers to use timer_setup()Kees Cook1-3/+3
2017-10-25drm/i915: Use same test for eviction and submitting kernel contextChris Wilson4-5/+13
2017-10-25drm/i915/selftests: Don't try to queue a request with zero delayChris Wilson1-9/+28
2017-10-25drm/i915: Call cond_resched() before repeating i915_gem_evict_something()Chris Wilson1-0/+1
2017-10-25drm/i915: Perform a central cdclk state sanity checkVille Syrjälä3-11/+24
2017-10-25drm/i915: Sanity check cdclk in vlv_set_cdclk()Ville Syrjälä1-0/+12
2017-10-25drm/i915: Adjust system agent voltage on CNL if required by DDI portsVille Syrjälä7-9/+89
2017-10-25drm/i915: Use cdclk_state->voltage on CNLVille Syrjälä1-16/+31
2017-10-25drm/i915: Use cdclk_state->voltage on BXT/GLKVille Syrjälä1-2/+21
2017-10-25drm/i915: Use cdclk_state->voltage on SKL/KBL/CFLVille Syrjälä1-7/+36
2017-10-25drm/i915: Use cdclk_state->voltage on BDWVille Syrjälä1-6/+29
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-27 03:47:27 +0300