index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
irqchip
/
irq-brcmstb-l2.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-02-16
irqchip/bcm: Remove hashed address printing
Jaedon Shin
1
-3
/
+0
2017-10-19
irqchip/brcmstb-l2: Add support for the BCM7271 L2 controller
Doug Berger
1
-22
/
+64
2017-10-19
irqchip/brcmstb-l2: Abstract register accesses
Doug Berger
1
-9
/
+20
2017-10-19
irqchip/brcmstb-l2: Remove some processing from the handler
Doug Berger
1
-24
/
+48
2017-08-07
irqchip: brcmstb-l2: Define an irq_pm_shutdown function
Florian Fainelli
1
-0
/
+1
2016-10-12
treewide: remove redundant #include <linux/kconfig.h>
Masahiro Yamada
1
-1
/
+0
2016-06-13
irqchip/brcmstb-l2: Make of probe function static
Ben Dooks
1
-2
/
+2
2015-09-16
genirq: Remove irq argument from irq flow handlers
Thomas Gleixner
1
-4
/
+3
2015-07-16
irqchip/brcmstb-l2: Prepare brcmstb_l2_intc_irq_handle for irq argument removal
Thomas Gleixner
1
-1
/
+3
2015-07-12
irqchip/brcmstb-l2: Consolidate chained IRQ handler install/remove
Thomas Gleixner
1
-2
/
+2
2015-07-12
irqchip: Prepare for local stub header removal
Joel Porquet
1
-2
/
+0
2015-04-01
IRQCHIP: brcmstb-l2: don't clear wakeable interrupts at init time
Brian Norris
1
-3
/
+6
2014-12-10
Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...
Linus Torvalds
1
-15
/
+26
2014-11-26
irqchip: brcmstb-l2: Fix error handling of irq_of_parse_and_map
Dmitry Torokhov
1
-2
/
+2
2014-11-09
irqchip: brcmstb-l2: Convert driver to use irq_reg_{readl,writel}
Kevin Cernekee
1
-12
/
+22
2014-11-09
irqchip: brcmstb-l2: Eliminate dependency on ARM code
Kevin Cernekee
1
-3
/
+4
2014-06-21
irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
Florian Fainelli
1
-1
/
+1
2014-05-27
irqchip: brcmstb-l2: Add Broadcom Set Top Box Level-2 interrupt controller
Florian Fainelli
1
-0
/
+202