summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/tegra/sor.c
AgeCommit message (Expand)AuthorFilesLines
2018-09-26drm/tegra: sor: Add Tegra194 supportThierry Reding1-0/+110
2018-07-13drm: drop _mode_ from drm_mode_connector_attach_encoderDaniel Vetter1-1/+1
2018-01-18BackMerge tag 'v4.15-rc8' into drm-nextDave Airlie1-0/+1
2018-01-10drm/tegra: sor: Fix hang on Tegra124 eDPThierry Reding1-0/+3
2017-12-21drm/tegra: dc: Use direct offset to plane registersThierry Reding1-0/+2
2017-12-13drm/tegra: sor: Support HDMI 2.0 modesThierry Reding1-6/+115
2017-12-13drm/tegra: sor: Add Tegra186 supportThierry Reding1-121/+366
2017-12-13drm/tegra: sor: Parameterize register offsetsThierry Reding1-76/+127
2017-12-13drm/tegra: sor: Register debugfs in ->late_register()Thierry Reding1-34/+19
2017-12-13drm/tegra: sor: Root debugfs files at the connectorThierry Reding1-11/+6
2017-12-13drm/tegra: sor: Move register definitions into a tableThierry Reding1-120/+126
2017-11-20drm/tegra: sor: Reimplement pad clockThierry Reding1-46/+111
2017-10-20drm/tegra: sor: Use of_device_get_match_data()Thierry Reding1-4/+1
2017-08-21Merge tag 'drm/tegra/for-4.14-rc1' of git://anongit.freedesktop.org/tegra/lin...Dave Airlie1-3/+9
2017-08-17drm/tegra: sor: Trace register accessesThierry Reding1-1/+7
2017-08-17drm/tegra: sor: Use unsigned int for register offsetsThierry Reding1-2/+2
2017-08-08drm: Nuke drm_atomic_helper_connector_dpmsDaniel Vetter1-1/+0
2017-07-14drm: handle HDMI 2.0 VICs in AVI info-framesShashank Sharma1-1/+1
2016-11-07drm/tegra: sor: No need to free devm_ allocated memoryChristophe Jaillet1-2/+0
2016-07-16Merge tag 'drm/tegra/for-4.8-rc1' of git://anongit.freedesktop.org/tegra/linu...Dave Airlie1-231/+485
2016-07-14drm/tegra: sor: Reject HDMI 2.0 modesThierry Reding1-0/+4
2016-07-14drm/tegra: sor: Prepare for generic PM domain supportJon Hunter1-22/+35
2016-07-14drm/tegra: sor: Make XBAR configurable per SoCThierry Reding1-13/+28
2016-07-14drm/tegra: sor: Use sor1_src clock to set parent for HDMIThierry Reding1-1/+16
2016-07-14drm/tegra: sor: Implement sor1_brick clockThierry Reding1-0/+107
2016-07-04drm/tegra: sor: Implement runtime PMThierry Reding1-19/+58
2016-07-04drm/tegra: sor: Do not support deep color modesThierry Reding1-14/+86
2016-07-04drm/tegra: sor: Extract tegra_sor_mode_set()Thierry Reding1-133/+93
2016-07-01drm/tegra: sor: Split out tegra_sor_apply_config()Thierry Reding1-34/+43
2016-07-01drm/tegra: sor: Rename tegra_sor_calc_config()Thierry Reding1-7/+6
2016-07-01drm/tegra: sor: Factor out tegra_sor_set_parent_clock()Thierry Reding1-7/+28
2016-06-10drm: tegra: Rely on the default ->best_encoder() behaviorBoris Brezillon1-1/+0
2015-12-17Merge tag 'drm/tegra/for-4.5-rc1' of git://anongit.freedesktop.org/tegra/linu...Dave Airlie1-80/+65
2015-12-14drm/tegra: checking for IS_ERR() instead of NULLDan Carpenter1-3/+3
2015-12-14drm/tegra: sor: Remove unnecessary conditionalThierry Reding1-52/+41
2015-12-14drm/tegra: sor: Operate on struct drm_dp_aux *Thierry Reding1-32/+28
2015-12-11drm: Pass 'name' to drm_encoder_init()Ville Syrjälä1-1/+1
2015-11-10remove abs64()Andrew Morton1-2/+2
2015-08-13drm/tegra: sor: Add HDMI supportThierry Reding1-34/+960
2015-08-13drm/tegra: sor: Add Tegra210 eDP supportThierry Reding1-0/+1
2015-08-13drm/tegra: sor: Restore DPMSThierry Reding1-138/+82
2015-08-13drm/tegra: sor: Use DRM debugfs infrastructure for CRCThierry Reding1-37/+8
2015-08-13drm/tegra: sor: Write correct head state registersThierry Reding1-4/+6
2015-08-13drm/tegra: sor: Constify display modeThierry Reding1-1/+1
2015-08-13drm/tegra: sor: Reset the correct debugfs fieldsThierry Reding1-2/+2
2015-08-13drm/tegra: sor: Set minor after debugfs initializationThierry Reding1-0/+2
2015-08-13drm/tegra: sor: Provide error messages in probeThierry Reding1-6/+23
2015-08-13drm/tegra: sor: Rename registers for consistencyThierry Reding1-186/+185
2015-04-02drm/tegra: sor: Reset during initializationTomeu Vizoso1-0/+18
2015-04-02drm/tegra: sor: Dump registers via debugfsThierry Reding1-6/+165
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-24 12:10:38 +0300