index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
gt
/
intel_lrc_reg.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-07-22
drm/i915/guc: Implement GuC context operations for new inteface
Matthew Brost
1
-1
/
+0
2021-07-22
drm/i915/xehp: Handle new device context ID format
Stuart Summers
1
-0
/
+2
2021-03-24
drm/i915/gt: Wrap macro arg in ()
Chris Wilson
1
-1
/
+1
2021-03-24
drm/i915/gt: SPDX cleanup
Chris Wilson
1
-2
/
+1
2020-12-21
drm/i915/gt: Split logical ring contexts from execlist submission
Chris Wilson
1
-0
/
+2
2020-12-10
drm/i915/gt: Move move context layout registers and offsets to lrc_reg.h
Chris Wilson
1
-0
/
+39
2020-09-15
drm/i915/gt: Use a mmio read of the CSB in case of failure
Chris Wilson
1
-0
/
+3
2020-04-24
drm/i915/selftests: Add context batchbuffers registers to live_lrc_fixed
Mika Kuoppala
1
-5
/
+1
2020-02-16
drm/i915: Track hw reported context runtime
Tvrtko Ursulin
1
-0
/
+1
2019-11-02
drm/i915/execlists: Verify context register state before execution
Chris Wilson
1
-2
/
+2
2019-09-24
drm/i915/selftests: Verify the LRC register layout between init and HW
Chris Wilson
1
-41
/
+21
2019-09-10
drm/i915/execlists: Clear STOP_RING bit on reset
Chris Wilson
1
-0
/
+2
2019-09-06
drm/i915/tgl: Register state context definition for Gen12
Michel Thierry
1
-1
/
+5
2019-08-20
drm/i915/tgl: add Gen12 default indirect ctx offset
Daniele Ceraolo Spurio
1
-0
/
+1
2019-06-17
drm/i915/gtt: Use a common type for page directories
Mika Kuoppala
1
-1
/
+1
2019-04-24
drm/i915: Move GraphicsTechnology files under gt/
Chris Wilson
1
-0
/
+68