summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display
AgeCommit message (Expand)AuthorFilesLines
2022-04-27drm/i915/display/psr: Unset enable_psr2_sel_fetch if other checks in intel_ps...José Roberto de Souza1-17/+21
2022-04-08drm/i915: Reject unsupported TMDS rates on ICL+Ville Syrjälä1-0/+9
2022-04-08drm/i915: Fix PSF GV point mask when SAGV is not possibleVille Syrjälä1-1/+2
2022-04-08drm/i915/display: Fix HPD short pulse handling for eDPJosé Roberto de Souza3-5/+5
2022-04-08drm/edid: Split deep color modes between RGB and YUV444Maxime Ripard1-2/+2
2022-04-08drm/i915/opregion: check port number bounds for SWSCI display power stateJani Nikula1-0/+15
2022-03-16drm/i915: Workaround broken BIOS DBUF configuration on TGL/RKLVille Syrjälä2-2/+5
2022-03-08drm/i915: Disable DRRS on IVB/HSW port != AVille Syrjälä1-0/+8
2022-03-08drm/i915/display: Move DRRS code its own fileJosé Roberto de Souza7-477/+513
2022-03-08drm/i915/display: split out dpt out of intel_display.cJani Nikula3-219/+249
2022-03-02drm/i915/dg2: Print PHY name properly on calibration errorMatt Roper1-1/+1
2022-03-02drm/i915: Fix bw atomic check when switching between SAGV vs. no SAGVVille Syrjälä1-2/+16
2022-03-02drm/i915: Widen the QGV point maskVille Syrjälä1-4/+4
2022-02-23drm/i915/opregion: check port number bounds for SWSCI display power stateJani Nikula1-0/+15
2022-02-08drm/i915/overlay: Prevent divide by zero bugs in scalingDan Carpenter1-0/+3
2022-02-08drm/i915/adlp: Fix TypeC PHY-ready status readoutImre Deak1-1/+2
2022-01-27drm/i915/display/ehl: Update voltage swing tableJosé Roberto de Souza1-5/+5
2021-12-22drm/i915/display: Fix an unsigned subtraction which can never be negative.Harshit Mogalapalli1-1/+1
2021-12-22drm/i915/hdmi: Turn DP++ TMDS output buffers back on in encoder->shutdown()Ville Syrjälä4-2/+17
2021-12-22drm/i915/hdmi: convert intel_hdmi_to_dev to intel_hdmi_to_i915Jani Nikula1-9/+7
2021-12-08drm/i915/dp: Perform 30ms delay after source OUI writeLyude Paul4-0/+21
2021-11-25drm/i915: Fix type1 DVI DP dual mode adapter heuristic for modern platformsVille Syrjälä1-22/+63
2021-11-25drm/i915/dp: Ensure max link params are always validImre Deak1-8/+10
2021-11-25drm/i915/dp: Ensure sink rate values are always validImre Deak1-0/+11
2021-11-25Revert "drm/i915/tgl/dsi: Gate the ddi clocks after pll mapping"Vandita Kulkarni1-8/+2
2021-11-18drm/i915/fb: Fix rounding error in subsampled plane size calculationImre Deak1-2/+3
2021-10-26drm/i915/dp: Skip the HW readout of DPCD on disabled encodersImre Deak1-0/+3
2021-10-13drm/i915: Free the returned object of acpi_evaluate_dsm()Zenghui Yu1-2/+5
2021-10-05drm/i915/bdb: Fix version checkLukasz Majczak2-6/+21
2021-10-05drm/i915/tc: Fix TypeC port init/resume time sanitizationImre Deak3-18/+20
2021-10-05drm/i915/audio: Use BIOS provided value for RKL HDA linkKai-Heng Feng1-2/+3
2021-09-21drm/i915: Free all DMC payloadsChris Wilson1-1/+4
2021-09-21drm/i915: Update memory bandwidth parametersRadhakrishna Sripada1-3/+16
2021-09-14drm/i915/dp: Use max params for panels < eDP 1.4Kai-Heng Feng1-1/+4
2021-09-14drm/i915/dp: return proper DPRX link training resultLee Shawn C1-1/+1
2021-09-01Merge tag 'drm-next-2021-08-31-1' of git://anongit.freedesktop.org/drm/drmLinus Torvalds56-3478/+4438
2021-08-26drm/i915/dp: Drop redundant debug printSwati Sharma1-7/+2
2021-08-24drm/i915/adl_p: Also disable underrun recovery with MSOMatt Roper1-0/+3
2021-08-18drm/i915/dp: remove superfluous EXPORT_SYMBOL()Jani Nikula1-1/+0
2021-08-18drm/i915/edp: fix eDP MSO pipe sanity checks for ADL-PJani Nikula1-12/+12
2021-08-18drm/i915: Tweaked Wa_14010685332 for all PCHsAnshuman Gupta1-8/+8
2021-08-12drm/i915/display: Fix the 12 BPC bits for PIPE_MISC regAnkit Nautiyal1-10/+24
2021-08-12Merge tag 'drm-intel-next-2021-08-10-1' of git://anongit.freedesktop.org/drm/...Dave Airlie41-1882/+2505
2021-08-12Merge tag 'drm-intel-gt-next-2021-08-06-1' of ssh://git.freedesktop.org/git/d...Dave Airlie4-7/+10
2021-08-04drm/i915/display/adl_p: Correctly program MBUS DBOX A creditsJosé Roberto de Souza1-4/+12
2021-08-03drm/i915: Apply CMTG clock disabling WA while DPLL0 is enabledImre Deak2-19/+33
2021-08-02drm/i915/dg1: Adjust the AUDIO power domainAnshuman Gupta5-19/+223
2021-07-30drm/i915: replace random CNL commentsLucas De Marchi7-11/+9
2021-07-30drm/i915/display: rename CNL references in skl_scaler.cLucas De Marchi1-11/+11
2021-07-30drm/i915/display: remove CNL ddi buf translation tablesLucas De Marchi3-478/+214
generated by cgit v1.2.3 (git 2.39.0) at 2026-09-30 01:49:29 +0300