summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/uvd_v5_0.c
AgeCommit message (Expand)AuthorFilesLines
2018-05-19drm/amdgpu: fix insert nop for UVD5 ringLeo Liu1-2/+13
2018-05-19drm/amdgpu/vg20:Restruct uvd to support multiple uvdsJames Zhu1-12/+13
2018-02-19drm/amdgpu: remove now superflous *_hdp operationChristian König1-30/+0
2017-12-27drm/amdgpu: rename vm_id to vmidChristian König1-1/+1
2017-12-06drm/amd/amdgpu: fix UVD mc offsetsPiotr Redlewski1-1/+1
2017-12-05drm/amdgpu: change redundant init logs to debug levelpding1-1/+1
2017-04-04drm/amdgpu: various cleanups for uvd/vce.Rex Zhu1-15/+3
2017-03-30drm/amdgpu: switch ih handling to two levels (v3)Alex Deucher1-1/+1
2017-03-30drm/amdgpu: change wptr to 64 bits (v2)Ken Wang1-4/+5
2017-02-13drm/amdgpu: read hw register to check pg status.Rex Zhu1-3/+2
2017-02-09drm/amdgpu: refine uvd5.0/6.0 code.Rex Zhu1-14/+10
2017-01-27drm/amdgpu: add get clockgating_state method for uvd v5&v6Huang Rui1-2/+31
2017-01-07drm/amdgpu: remove static integer for uvd pp stateYintian Tao1-5/+0
2016-12-07drm/amdgpu: fix bug mclk can't change on PolarisRex Zhu1-2/+4
2016-11-11drm/amdgpu: refine uvd 5.0 clock gate feature.Rex Zhu1-23/+83
2016-11-11drm/amdgpu: not set bypass mode for uvd5.0/uvd6.0Rex Zhu1-15/+0
2016-10-27drm/amdgpu: enable uvd bypass mode for CI/VI.Rex Zhu1-0/+18
2016-10-25drm/amdgpu: rework IP block registration (v2)Alex Deucher1-1/+10
2016-10-25drm/amdgpu: move align_mask and nop into ring funcs as well (v2)Christian König1-2/+3
2016-10-25drm/amdgpu: move the ring type into the funcs structure (v2)Christian König1-1/+2
2016-10-25drm/amdgpu: move IB and frame size directly into the engine descriptionChristian König1-16/+5
2016-09-16drm/amdgpu/uvd5: add ring callbacks for ib and dma frame sizeAlex Deucher1-0/+16
2016-08-24drm/amdgpu: switch UVD code to use UVD_NO_OP for paddingAlex Deucher1-1/+1
2016-07-29drm/amdgpu: move UVD IB test into common code v2Christian König1-44/+1
2016-07-29drm/amdgpu: use begin/end_use for UVD power/clock gatingChristian König1-0/+2
2016-07-07drm/amdgpu: implement HDP functions for UVD v2Christian König1-0/+29
2016-05-11drm/amdgpu: move VM fields into jobChristian König1-1/+2
2016-05-11drm/amdgpu: move context switch handling into common code v2Christian König1-1/+1
2016-05-11drm/amd/amdgpu: Add name field to amd_ip_funcs (v2)Tom St Denis1-0/+1
2016-05-05drm/amd/amdgpu: Drop print_status callbacks.Tom St Denis1-115/+0
2016-05-05drm/amdgpu: use max_dw in ring_initChristian König1-1/+1
2016-05-05drm/amdgpu: handle more than 10 UVD sessions (v2)Arindam Nath1-2/+3
2016-05-02drm/amd/amdgpu: Add SW clock gating support to UVD 5 and 6Tom St Denis1-0/+115
2016-04-05drm/amdgpu: save and restore UVD context with suspend and resumeLeo Liu1-2/+2
2016-03-14Merge drm-fixes into drm-next.Dave Airlie1-0/+8
2016-02-12drm/amdgpu/vi: move uvd tiling config setup into uvd codeAlex Deucher1-0/+10
2016-02-10drm/amdgpu: send UVD IB tests directly to the ring againChristian König1-1/+1
2016-02-10drm/amdgpu: make pad_ib a ring function v3Christian König1-0/+1
2016-02-10drm/amdgpu: remove the ring lock v2Christian König1-4/+4
2016-02-10drm/amdgpu: remove some more semaphore leftoversAlex Deucher1-1/+0
2016-02-10drm/amdgpu: clean up hw semaphore support in driverChunming Zhou1-28/+1
2016-02-08drma/dmgpu: move cg and pg flags into shared headersAlex Deucher1-2/+2
2016-02-08drm/amdgpu: be consistent with uvd cg flagsAlex Deucher1-0/+5
2016-02-08drm/amdgpu: handle uvd pg flags properlyAlex Deucher1-0/+3
2015-10-21drm/amdgpu: remove old lockup detection infrastructureChristian König1-1/+0
2015-09-24drm/amdgpu: fix the UVD suspend sequence orderLeo Liu1-2/+2
2015-09-02drm/amdgpu: add insert_nop ring func and default implementationJammy Zhou1-0/+1
2015-08-17drm/amdgpu: change uvd ib test to use kernel fence directlyChunming Zhou1-3/+3
2015-06-05drm/amdgpu: disable user fence interrupt (v2)Chunming Zhou1-2/+2
2015-06-04drm/amdgpu: rename amdgpu_ip_funcs to amd_ip_funcs (v2)yanyang11-19/+33
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-26 07:54:13 +0300