index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
zynq
/
clkc.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-03-03
clk: zynq: Remove CLK_IS_ROOT
Stephen Boyd
1
-2
/
+1
2015-07-20
clk: zynq: Include clk.h
Stephen Boyd
1
-0
/
+1
2015-06-05
clk: make several parent names const
Uwe Kleine-König
1
-9
/
+16
2015-04-13
clk: don't use __initconst for non-const arrays
Uwe Kleine-König
1
-12
/
+12
2015-01-28
clk: zynq: Force CPU_2X clock to be ungated
Soren Brinkmann
1
-0
/
+1
2014-09-09
clk: zynq: Move const initdata into correct code section
Soren Brinkmann
1
-15
/
+14
2014-09-09
clk: zynq: Remove pointless return at end of void function
Soren Brinkmann
1
-1
/
+0
2014-04-22
clk: zynq: Leave debug clocks in bootup state
Soren Brinkmann
1
-0
/
+12
2014-04-06
Merge tag 'clk-for-linus-3.15' of git://git.linaro.org/people/mike.turquette/...
Linus Torvalds
1
-2
/
+2
2014-03-17
ARM: zynq: Move of_clk_init from clock driver
Michal Simek
1
-2
/
+0
2014-02-26
clk: zynq: Use clk_readl/clk_writel helper function
Michal Simek
1
-2
/
+2
2014-02-10
ARM: zynq: Map I/O memory on clkc init
Michal Simek
1
-26
/
+63
2013-12-20
clk/zynq/clkc: Add 'fclk-enable' feature
Soren Brinkmann
1
-3
/
+15
2013-10-08
clk/zynq: Fix possible memory leak
Felipe Pena
1
-1
/
+15
2013-09-10
Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linux
Linus Torvalds
1
-34
/
+48
2013-08-19
clk: add CLK_SET_RATE_NO_REPARENT flag
James Hogan
1
-36
/
+50
2013-08-13
clk/zynq/clkc: Add CLK_SET_RATE_PARENT flag to ethernet muxes
Soren Brinkmann
1
-4
/
+6
2013-08-13
clk/zynq/clkc: Add dedicated spinlock for the SWDT
Soren Brinkmann
1
-1
/
+2
2013-05-27
clk: zynq: Add clock controller driver
Soren Brinkmann
1
-0
/
+533