summaryrefslogtreecommitdiff
path: root/drivers/clk/tegra/clk-tegra20.c
AgeCommit message (Expand)AuthorFilesLines
2013-08-19clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan1-2/+4
2013-08-09clk: tegra20: Fix incorrect placement of __initdataSachin Kamat1-1/+1
2013-05-31clk: tegra: Use common of_clk_init functionPrashant Gaikwad1-1/+2
2013-05-21clk: tegra: add ac97 controller clockLucas Stach1-0/+8
2013-05-21clk: tegra: remove USB from clk init tableLucas Stach1-3/+0
2013-05-04Merge tag 'drivers-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-85/+99
2013-05-02Merge tag 'fixes-nc-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-34/+2
2013-04-09Merge tag 'tegra-for-3.10-fixes' of git://git.kernel.org/pub/scm/linux/kernel...Arnd Bergmann1-34/+2
2013-04-05clk: tegra: Add flags to tegra_clk_periph()Peter De Schrijver1-1/+1
2013-04-05clk: tegra: move from a lock bit idx to a lock maskPeter De Schrijver1-10/+10
2013-04-05clk: tegra: Add PLL post divider tablePeter De Schrijver1-0/+7
2013-04-05clk: tegra: Refactor PLL programming codePeter De Schrijver1-72/+72
2013-04-05clk: tegra: defer application of init tableStephen Warren1-1/+6
2013-04-05clk: tegra: Fix cdev1 and cdev2 IDsPrashant Gaikwad1-1/+1
2013-04-05clk: tegra: Make gr2d and gr3d clocks children of pll_cThierry Reding1-0/+2
2013-04-05Merge branch 'for-3.10/soc' into for-3.10/clkStephen Warren1-34/+2
2013-04-01clk: tegra: Allow PLLE training to succeedThierry Reding1-1/+1
2013-03-12clk: tegra: No 7.1 super clk dividers on Tegra20Peter De Schrijver1-34/+2
2013-03-05clk: Tegra: Remove duplicate smp_twd clockPrashant Gaikwad1-1/+0
2013-02-13clk: tegra: initialise parent of uart clocksLaxman Dewangan1-2/+5
2013-02-13clk: tegra: fix driver to match DT bindingStephen Warren1-2/+2
2013-02-12clk: tegra: Add missing spinlock for hclk and pclkPeter De Schrijver1-4/+7
2013-01-28clk: tegra20: Implementing CPU low-power function for tegra_cpu_car_opsJoseph Lo1-0/+93
2013-01-28clk: tegra20: remove unused TEGRA_CLK_DUPLICATE()sPrashant Gaikwad1-17/+0
2013-01-28clk: tegra: add clock support for Tegra20Prashant Gaikwad1-0/+1273