index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
tegra
/
clk-id.h
Age
Commit message (
Expand
)
Author
Files
Lines
2017-11-18
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
1
-0
/
+1
2017-11-02
License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Greg Kroah-Hartman
1
-0
/
+1
2017-11-01
clk: tegra: Add AHB DMA clock entry
Dmitry Osipenko
1
-0
/
+1
2017-04-04
clk: tegra: Add missing Tegra210 clocks
Peter De Schrijver
1
-0
/
+6
2017-03-20
clk: tegra: Define Tegra210 DMIC clocks
Peter De Schrijver
1
-1
/
+4
2017-03-20
clk: tegra: Define Tegra210 DMIC sync clocks
Peter De Schrijver
1
-0
/
+6
2017-03-20
clk: tegra: Add CEC clock
Peter De Schrijver
1
-0
/
+1
2017-03-20
clk: tegra: Fix ISP clock modelling
Peter De Schrijver
1
-0
/
+1
2016-06-17
clk: tegra: Squash sor1 safe/brick/src into a single mux
Thierry Reding
1
-1
/
+0
2016-04-28
clk: tegra: Add sor_safe clock
Thierry Reding
1
-0
/
+1
2016-04-28
clk: tegra: Add dpaux1 clock
Thierry Reding
1
-0
/
+1
2016-02-02
clk: tegra: Add the APB2APE audio clock on Tegra210
Jon Hunter
1
-0
/
+1
2015-12-17
clk: tegra: Add support for Tegra210 clocks
Rhyland Klein
1
-0
/
+7
2015-11-20
clk: tegra: periph: Add new periph clks and muxes for Tegra210
Rhyland Klein
1
-1
/
+67
2015-02-02
clk: tegra: Define PLLD_DSI and remove dsia(b)_mux
Mark Zhang
1
-2
/
+0
2014-05-23
clk: tegra: Fix xusb_hs_src clock hierarchy
Andrew Bresticker
1
-0
/
+1
2014-02-17
clk: tegra: fix sdmmc clks on Tegra1x4
Andrew Bresticker
1
-0
/
+4
2013-11-26
clk: tegra124: Add common clk IDs to clk-id.h
Peter De Schrijver
1
-0
/
+22
2013-11-26
clk: tegra: add header for common tegra clock IDs
Peter De Schrijver
1
-0
/
+213