index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
socfpga
/
clk-s10.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-28
clk: agilex/stratix10: fix bypass representation
Dinh Nguyen
1
-10
/
+45
2021-06-28
clk: agilex/stratix10: remove noc_clk
Dinh Nguyen
1
-17
/
+15
2021-03-31
clk: socfpga: Convert to s10/agilex/n5x to use clk_hw
Dinh Nguyen
1
-39
/
+29
2020-09-22
clk: socfpga: stratix10: fix the divider for the emac_ptp_free_clk
Dinh Nguyen
1
-1
/
+1
2020-05-27
clk: socfpga: stratix10: use new parent data scheme
Dinh Nguyen
1
-29
/
+131
2020-02-13
clk: socfpga: stratix10: simplify parameter passing
Dinh Nguyen
1
-25
/
+4
2019-06-26
clk: socfpga: stratix10: fix divider entry for the emac clocks
Dinh Nguyen
1
-2
/
+2
2019-06-26
clk: socfpga: stratix10: add additional clocks needed for the NAND IP
Dinh Nguyen
1
-1
/
+5
2019-01-15
clk: socfpga: stratix10: fix naming convention for the fixed-clocks
Dinh Nguyen
1
-10
/
+10
2018-07-06
clk: socfpga: stratix10: fix the sdmmc_free_clk mux
Dinh Nguyen
1
-1
/
+1
2018-07-06
clk: socfpga: stratix10: fix the parents of mpu_free_clk
Dinh Nguyen
1
-1
/
+6
2018-05-16
clk: socfpga: stratix10: suppress unbinding platform's clock driver
Dinh Nguyen
1
-0
/
+1
2018-05-16
clk: socfpga: stratix10: use platform driver APIs
Dinh Nguyen
1
-22
/
+17
2018-04-06
clk: socfpga: stratix10: add clock driver for Stratix10 platform
Dinh Nguyen
1
-0
/
+345