index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
rockchip
/
clk.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-01-03
Merge branch 'clk-rockchip' into clk-next
Michael Turquette
1
-1
/
+1
2016-01-03
clk: rockchip: fix section mismatches with new child-clocks
Heiko Stübner
1
-1
/
+1
2015-12-24
Merge branch 'clk-rockchip' into clk-next
Michael Turquette
1
-0
/
+19
2015-12-23
clk: rockchip: handle mux dependency of fractional dividers
Heiko Stuebner
1
-0
/
+19
2015-12-21
clk: rockchip: only enter pll slow-mode directly before reboots on rk3288
Heiko Stuebner
1
-1
/
+1
2015-12-12
clk: rockchip: add clock controller for rk3228
Jeffy Chen
1
-1
/
+10
2015-11-23
clk: rockchip: add clock controller for rk3036
Xing Zheng
1
-1
/
+8
2015-11-23
clk: rockchip: add new pll-type for rk3036 and similar socs
Xing Zheng
1
-0
/
+23
2015-07-28
clk: rockchip: Fix PLL bandwidth
Douglas Anderson
1
-4
/
+4
2015-07-28
Merge branch 'cleanup-clk-h-includes' into clk-next
Stephen Boyd
1
-2
/
+2
2015-07-20
clk: rockchip: Properly include clk.h
Stephen Boyd
1
-2
/
+2
2015-07-07
clk: rockchip: add rk3368 clock controller
Heiko Stuebner
1
-0
/
+16
2015-07-07
clk: rockchip: add support for phase inverters
Heiko Stuebner
1
-0
/
+20
2015-07-07
clk: rockchip: add COMPOSITE_NOGATE_DIVTBL variant
Heiko Stuebner
1
-0
/
+20
2015-07-07
clk: rockchip: protect register macros against multipart values
Heiko Stuebner
1
-8
/
+8
2015-06-05
clk: make several parent names const
Uwe Kleine-König
1
-10
/
+10
2015-04-13
clk: don't use __initconst for non-const arrays
Uwe Kleine-König
1
-2
/
+2
2014-11-28
clk: rockchip: Add support for the mmc clock phases using the framework
Alexandru M Stan
1
-0
/
+23
2014-11-25
clk: rockchip: add optional sync to pll rate parameters
Heiko Stuebner
1
-0
/
+6
2014-11-25
clk: rockchip: add ability to specify pll-specific flags
Heiko Stuebner
1
-2
/
+5
2014-10-29
clk: rockchip: change PLL setting for better clock jitter
Kever Yang
1
-0
/
+9
2014-10-01
clk: rockchip: add restart handler
Heiko Stübner
1
-0
/
+1
2014-09-27
clk: rockchip: add new clock-type for the cpuclk
Heiko Stuebner
1
-0
/
+37
2014-09-03
clk: rockchip: protect critical clocks from getting disabled
Heiko Stübner
1
-0
/
+1
2014-07-13
clk: rockchip: add clock controller for rk3288
Heiko Stübner
1
-0
/
+9
2014-07-13
clk: rockchip: add reset controller
Heiko Stübner
1
-0
/
+14
2014-07-13
clk: rockchip: add clock type for pll clocks and pll used on rk3066
Heiko Stübner
1
-0
/
+74
2014-07-13
clk: rockchip: add basic infrastructure for clock branches
Heiko Stübner
1
-0
/
+250