index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
hisilicon
/
clk-hi3620.c
Age
Commit message (
Expand
)
Author
Files
Lines
2017-11-02
clk: hisilicon: make clk_ops const
Bhumika Goyal
1
-1
/
+1
2017-04-19
clk: hi3620: Fix a typo in one variable name
Markus Elfring
1
-3
/
+3
2017-04-19
clk: hi3620: Delete error messages for a failed memory allocation in two func...
Markus Elfring
1
-6
/
+2
2017-04-19
clk: hi3620: Use kcalloc() in hi3620_mmc_clk_init()
Markus Elfring
1
-1
/
+1
2016-03-03
clk: hisilicon: Remove CLK_IS_ROOT
Stephen Boyd
1
-9
/
+9
2015-07-28
Merge branch 'cleanup-clk-h-includes' into clk-next
Stephen Boyd
1
-2
/
+0
2015-07-28
clk: fix some determine_rate implementations
Boris Brezillon
1
-1
/
+1
2015-07-28
clk: change clk_ops' ->determine_rate() prototype
Boris Brezillon
1
-22
/
+17
2015-07-20
clk: hisilicon: Remove clk.h include
Stephen Boyd
1
-2
/
+0
2015-06-05
clk: make several parent names const
Uwe Kleine-König
1
-35
/
+35
2015-04-13
clk: don't use __initconst for non-const arrays
Uwe Kleine-König
1
-35
/
+35
2015-02-03
clk: Add rate constraints to clocks
Tomeu Vizoso
1
-0
/
+2
2014-12-04
clk: Change clk_ops->determine_rate to return a clk_hw as the best parent
Tomeu Vizoso
1
-1
/
+1
2014-11-20
clk: hi3620: Move const initdata into correct code section
Bintian Wang
1
-35
/
+35
2014-03-21
clk: hisilicon: fix warning from smatch
Zhangfei Gao
1
-8
/
+7
2014-03-19
Merge tag 'clk-hisi' of https://git.kernel.org/pub/scm/linux/kernel/git/hzhua...
Mike Turquette
1
-17
/
+8
2014-03-19
clk: hisi: remove static variable
Haojian Zhuang
1
-17
/
+8
2014-02-27
clk: hisilicon: add hi3620_mmc_clks
Zhangfei Gao
1
-0
/
+274
2013-12-11
clk: hi3620: add gate clock flag
Haojian Zhuang
1
-59
/
+59
2013-12-11
clk: hi3620: fix wrong flags on divider
Haojian Zhuang
1
-11
/
+11
2013-12-04
clk: hisilicon: add common clock support
Haojian Zhuang
1
-0
/
+242