index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
sh
/
kernel
/
cpu
/
sh2
/
entry.S
Age
Commit message (
Expand
)
Author
Files
Lines
2018-12-28
sh: sh2: convert to SPDX identifiers
Kuninori Morimoto
1
-5
/
+2
2016-08-05
sh: SMP support for SH2 entry.S
Rich Felker
1
-0
/
+50
2016-08-05
sh: add support for J-Core J2 processor
Rich Felker
1
-0
/
+5
2016-03-17
sh: provide unified syscall trap compatible with all SH models
Rich Felker
1
-4
/
+4
2009-08-15
sh: Make sure rte delay slots are nopped out on all parts.
Paul Mundt
1
-1
/
+2
2008-07-29
sh: migrate to arch/sh/include/
Paul Mundt
1
-1
/
+1
2008-07-28
sh2(A) exception handler update
Yoshinori Sato
1
-82
/
+51
2008-03-13
sh: Fix up the address error exception handler for SH-2.
Kieran Bingham
1
-1
/
+0
2008-01-28
sh: SH-2A FPU support.
Paul Mundt
1
-1
/
+16
2008-01-28
sh: Share bug/debug traps across _32 and _64.
Paul Mundt
1
-1
/
+1
2007-06-11
sh: Fixup misaligned data for sh2 lockdep.
Paul Mundt
1
-0
/
+1
2007-03-14
sh: Fix bogus regs pointer in do_IRQ().
Paul Mundt
1
-0
/
+1
2007-02-13
sh: Update SH-2 to use the debug trap jump table.
Yoshinori Sato
1
-6
/
+4
2007-02-13
sh: Use a jump call table for debug trap handlers.
Paul Mundt
1
-1
/
+1
2006-12-12
sh: Fixup SH-2 BUG() trap handling.
Yoshinori Sato
1
-18
/
+14
2006-12-06
sh: stacktrace/lockdep/irqflags tracing support.
Paul Mundt
1
-0
/
+16
2006-12-06
sh: Exception vector rework and SH-2/SH-2A support.
Yoshinori Sato
1
-0
/
+325