summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2021-07-01mm/thp: define default pmd_pgtable()Anshuman Khandual1-2/+0
2021-07-01mm: define default value for FIRST_USER_ADDRESSAnshuman Khandual1-2/+0
2021-07-01mm: generalize ZONE_[DMA|DMA32]Kefeng Wang1-4/+1
2021-06-29mm: replace CONFIG_NEED_MULTIPLE_NODES with CONFIG_NUMAMike Rapoport1-1/+1
2021-06-19riscv: dts: fu740: fix cache-controller interruptsDavid Abdurachmanov1-1/+1
2021-06-19riscv: Ensure BPF_JIT_REGION_START aligned with PMD sizeJisheng Zhang2-4/+3
2021-06-19riscv: kasan: Fix MODULES_VADDR evaluation due to local variables' nameJisheng Zhang1-4/+4
2021-06-13riscv: sifive: fix Kconfig errata warningRandy Dunlap1-0/+1
2021-06-13riscv32: Use medany C model for modulesKhem Raj1-1/+1
2021-06-12riscv: Fix BUILTIN_DTB for sifive and microchip socAlexandre Ghiti2-0/+2
2021-06-11riscv: alternative: fix typo in macro nameVitaly Wool1-2/+2
2021-06-11riscv: code patching only works on !XIP_KERNELJisheng Zhang1-9/+9
2021-06-11riscv: xip: support runtime trap patchingVitaly Wool2-5/+23
2021-06-02Merge remote-tracking branch 'riscv/riscv-wx-mappings' into fixesPalmer Dabbelt1-2/+6
2021-06-02RISC-V: Fix memblock_free() usages in init_resources()Wende Tan1-2/+2
2021-06-02riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabledVincent1-1/+1
2021-06-02riscv: mm: Fix W+X mappings at bootJisheng Zhang1-2/+6
2021-05-29riscv: Use -mno-relax when using lld linkerKhem Raj1-0/+9
2021-05-23riscv: kexec: Fix W=1 build warningsJisheng Zhang2-7/+8
2021-05-23riscv: kprobes: Fix build error when MMU=nJisheng Zhang1-0/+2
2021-05-23riscv: Select ARCH_USE_MEMTESTKefeng Wang1-0/+1
2021-05-23riscv: stacktrace: fix the riscv stacktrace when CONFIG_FRAME_POINTER enabledChen Huang1-7/+7
2021-05-06riscv: remove unused handle_exception symbolRouven Czerwinski1-2/+0
2021-05-06riscv: Consistify protect_kernel_linear_mapping_text_rodata() useGeert Uytterhoeven3-4/+7
2021-05-06riscv: enable SiFive errata CIP-453 and CIP-1200 Kconfig only if CONFIG_64BIT=yVincent Chen1-2/+2
2021-05-06riscv: Only extend kernel reservation if mapped read-onlyGeert Uytterhoeven1-2/+7
2021-05-06Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds63-214/+2525
2021-05-05Merge branch 'akpm' (patches from Andrew)Linus Torvalds1-4/+1
2021-05-05Merge tag 'pci-v5.13-changes' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-0/+33
2021-05-05mm: generalize SYS_SUPPORTS_HUGETLBFS (rename as ARCH_SUPPORTS_HUGETLBFS)Anshuman Khandual1-4/+1
2021-05-04Merge tag 'm68knommu-for-v5.13' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-0/+1
2021-05-04riscv: dts: Add PCIe support for the SiFive FU740-C000 SoCGreentime Hu1-0/+33
2021-05-02Merge branch 'work.misc' of git://git.kernel.org/pub/scm/linux/kernel/git/vir...Linus Torvalds1-1/+0
2021-05-01RISC-V: Always define XIP_FIXUPPalmer Dabbelt1-10/+13
2021-05-01riscv: Remove 32b kernel mapping from page table dumpAlexandre Ghiti1-3/+3
2021-05-01riscv: Fix 32b kernel build with CONFIG_DEBUG_VIRTUAL=yAlexandre Ghiti1-1/+1
2021-05-01RISC-V: Fix error code returned by riscv_hartid_to_cpuid()Anup Patel1-1/+1
2021-04-30mm: move mem_init_print_info() into mm_init()Kefeng Wang1-1/+0
2021-04-26RISC-V: Enable Microchip PolarFire ICICLE SoCAtish Patra1-0/+4
2021-04-26RISC-V: Initial DTS for Microchip ICICLE boardAtish Patra4-0/+404
2021-04-26RISC-V: Add Microchip PolarFire SoC kconfig optionAtish Patra1-0/+7
2021-04-26RISC-V: enable XIPVitaly Wool11-19/+424
2021-04-26RISC-V: Add crash kernel supportNick Kossifidis5-0/+102
2021-04-26RISC-V: Add kdump supportNick Kossifidis8-27/+249
2021-04-26RISC-V: Improve init_resources()Nick Kossifidis1-44/+46
2021-04-26RISC-V: Add kexec supportNick Kossifidis5-0/+412
2021-04-26riscv: vdso: fix and clean-up MakefileJisheng Zhang1-2/+2
2021-04-26riscv/mm: Use BUG_ON instead of if condition followed by BUG.zhouchuangao1-2/+2
2021-04-26riscv/kprobe: fix kernel panic when invoking sys_read traced by kprobeLiao Chang1-1/+3
2021-04-26riscv: Set ARCH_HAS_STRICT_MODULE_RWX if MMUJisheng Zhang1-0/+1