| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2018-05-19 | riscv: add swiotlb support | Christoph Hellwig | 1 | -0/+2 |
| 2018-02-20 | Rename sbi_save to parse_dtb to improve code readability | Michael Clark | 1 | -1/+1 |
| 2018-01-31 | riscv: add ZONE_DMA32 | Christoph Hellwig | 1 | -0/+9 |
| 2018-01-31 | RISC-V: Remove mem_end command line processing | Palmer Dabbelt | 1 | -19/+0 |
| 2018-01-31 | RISC-V: Remove duplicate command-line parsing logic | Michael Clark | 1 | -16/+0 |
| 2017-12-11 | RISC-V: Remove unused CONFIG_HVC_RISCV_SBI code | Palmer Dabbelt | 1 | -11/+0 |
| 2017-11-30 | RISC-V: Export some expected symbols for modules | Olof Johansson | 1 | -0/+2 |
| 2017-11-30 | RISC-V: move empty_zero_page definition to C and export it | Olof Johansson | 1 | -0/+3 |
| 2017-09-27 | RISC-V: Init and Halt Code | Palmer Dabbelt | 1 | -0/+257 |
 |
index : BMC/Intel-BMC/linux.git | |
| Intel OpenBMC Linux kernel source tree (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |