summaryrefslogtreecommitdiff
path: root/arch/riscv/include/asm
AgeCommit message (Expand)AuthorFilesLines
2018-08-19Merge tag 'riscv-for-linus-4.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds4-10/+3
2018-08-13RISC-V: Fix !CONFIG_SMP compilation errorAtish Patra1-0/+1
2018-08-13clocksource: new RISC-V SBI timer driverPalmer Dabbelt1-3/+0
2018-08-13RISC-V: add a definition for the SIE SEIE bitChristoph Hellwig1-0/+1
2018-08-13RISC-V: remove INTERRUPT_CAUSE_* defines from asm/irq.hChristoph Hellwig1-4/+0
2018-08-13RISC-V: simplify software interrupt / IPI codeChristoph Hellwig2-3/+1
2018-07-25locking/atomics: Rework ordering barriersMark Rutland1-12/+5
2018-06-21atomics/treewide: Make unconditional inc/dec ops optionalMark Rutland1-76/+0
2018-06-21atomics/treewide: Make test ops optionalMark Rutland1-46/+0
2018-06-21atomics/riscv: Define atomic64_fetch_add_unless()Mark Rutland1-6/+2
2018-06-21atomics/treewide: Make atomic_fetch_add_unless() optionalMark Rutland1-0/+1
2018-06-21atomics/treewide: Make atomic64_inc_not_zero() optionalMark Rutland1-7/+0
2018-06-21atomics/treewide: Remove redundant atomic_inc_not_zero() definitionsMark Rutland1-9/+0
2018-06-21atomics/treewide: Rename __atomic_add_unless() => atomic_fetch_add_unless()Mark Rutland1-2/+2
2018-06-16Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds5-5/+92
2018-06-11RISC-V: Make our port sparse-cleanPalmer Dabbelt3-5/+7
2018-06-09riscv: split the declaration of __copy_userLuc Van Oostenryck1-3/+5
2018-06-08mm: introduce ARCH_HAS_PTE_SPECIALLaurent Dufour1-3/+0
2018-06-07riscv: use NULL instead of a plain 0Luc Van Oostenryck2-2/+2
2018-06-05perf: riscv: preliminary RISC-V supportAlan Kao2-0/+85
2018-05-19riscv: add swiotlb supportChristoph Hellwig1-0/+15
2018-05-07PCI: remove PCI_DMA_BUS_IS_PHYSChristoph Hellwig1-3/+0
2018-04-24riscv: there is no <asm/handle_irq.h>Christoph Hellwig1-1/+0
2018-04-05Merge tag 'riscv-for-linus-4.17-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds7-234/+799
2018-04-03RISC-V: Fixes to module loadingPalmer Dabbelt1-0/+113
2018-04-03RISC-V: Assorted memory model fixesPalmer Dabbelt5-234/+630
2018-04-03RISC-V: Add section of GOT.PLT for kernel moduleZong Li1-15/+25
2018-04-03RISC-V: Add sections of PLT and GOT for kernel moduleZong Li1-0/+103
2018-04-03riscv/atomic: Strengthen implementations with fencesAndrea Parri2-220/+588
2018-04-03riscv/spinlock: Strengthen implementations with fencesAndrea Parri2-14/+27
2018-04-03riscv/barrier: Define __smp_{store_release,load_acquire}Andrea Parri1-0/+15
2018-04-03riscv/ftrace: Add DYNAMIC_FTRACE_WITH_REGS supportAlan Kao1-0/+1
2018-04-03riscv/ftrace: Add ARCH_SUPPORTS_FTRACE_OPS supportAlan Kao1-0/+1
2018-04-03riscv/ftrace: Add dynamic function tracer supportAlan Kao1-0/+54
2018-03-14RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handlerPalmer Dabbelt1-0/+1
2018-02-26riscv/barrier: Define __smp_{mb,rmb,wmb}Andrea Parri1-3/+3
2018-02-07Merge tag 'riscv-for-linus-4.16-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds6-28/+35
2018-02-02Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-1/+0
2018-01-31Merge tag 'dma-mapping-4.16' of git://git.infradead.org/users/hch/dma-mappingLinus Torvalds2-38/+1
2018-01-31riscv: inline set_pgdir into its only callerChristoph Hellwig1-11/+6
2018-01-31riscv: rename sptbr to satpChristoph Hellwig2-8/+13
2018-01-31riscv: remove the unused current_pgdir functionChristoph Hellwig1-5/+0
2018-01-31RISC-V: Limit the scope of TLB shootdownsAndrew Waterman1-8/+12
2018-01-31riscv: remove unused __ARCH_HAVE_MMU defineTobias Klauser1-1/+0
2018-01-31riscv/ftrace: Add basic supportAlan Kao2-1/+10
2018-01-29Merge tag 'init_task-20180117' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-2/+0
2018-01-15dma-mapping: provide a generic asm/dma-mapping.hChristoph Hellwig2-30/+1
2018-01-10Construct init thread stack in the linker script rather than by unionDavid Howells1-2/+0
2018-01-09riscv: remove the unused dma_capable helperChristoph Hellwig1-8/+0
2018-01-08riscv: rename SR_* constants to match the specChristoph Hellwig3-10/+10
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-25 11:12:55 +0300