index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
powerpc
/
kernel
/
cpu_setup_fsl_booke.S
Age
Commit message (
Expand
)
Author
Files
Lines
2013-03-13
powerpc/85xx: Add AltiVec support for e6500
Kumar Gala
1
-0
/
+16
2012-09-12
powerpc/booke: Add CPU_FTR_EMB_HV check for e5500.
Varun Sethi
1
-0
/
+6
2012-09-12
powerpc/booke: Separate out restore_e5500/setup_e5500 routines.
Varun Sethi
1
-2
/
+30
2012-09-12
powerpc/booke: Merge the 32 bit e5500/e500mc cpu setup code.
Varun Sethi
1
-4
/
+3
2012-09-12
powepc/booke: Separate out E.HV check and ivor setup code.
Varun Sethi
1
-3
/
+26
2012-04-08
KVM: PPC: e500mc support
Scott Wood
1
-0
/
+1
2011-05-19
powerpc/e5500: set non-base IVORs
Scott Wood
1
-0
/
+3
2011-03-24
rapidio: modify configuration to support PCI-SRIO controller
Alexandre Bounine
1
-1
/
+1
2011-01-13
powerpc/fsl_rio: Fix non-standard HID1 register access
Shaohui Xie
1
-0
/
+6
2010-10-14
powerpc/fsl-booke: Add support for FSL 64-bit e5500 core
Kumar Gala
1
-0
/
+15
2009-06-16
powerpc/fsl-booke: Enable L1 cache on e500v1/e500v2/e500mc CPUs
Nate Case
1
-3
/
+46
2009-01-29
powerpc/fsl-booke: Cleanup init/exception setup to be runtime
Kumar Gala
1
-0
/
+31