index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
lib
/
dump_tlb.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-09-03
MIPS: dump_tlb: Only dump PageGrain if interesting
James Hogan
1
-1
/
+2
2015-09-03
MIPS: Refactor dumping of TLB registers for r3k/r4k
James Hogan
1
-0
/
+18
2015-06-21
MIPS: dump_tlb: Take XPA into account
James Hogan
1
-5
/
+13
2015-06-21
MIPS: dump_tlb: Take RI/XI bits into account
James Hogan
1
-7
/
+20
2015-06-21
MIPS: dump_tlb: Take EHINV bit into account
James Hogan
1
-0
/
+3
2015-06-21
MIPS: dump_tlb: Take global bit into account
James Hogan
1
-1
/
+9
2015-06-21
MIPS: dump_tlb: Make use of EntryLo bit definitions
James Hogan
1
-8
/
+8
2015-06-21
MIPS: dump_tlb: Refactor TLB matching
James Hogan
1
-30
/
+35
2015-06-21
MIPS: dump_tlb: Use tlbr hazard macros
James Hogan
1
-8
/
+3
2013-05-16
Revert "MIPS: Allow ASID size to be determined at boot time."
David Daney
1
-3
/
+2
2013-05-08
MIPS: Allow ASID size to be determined at boot time.
Steven J. Hill
1
-2
/
+3
2013-02-01
MIPS: Whitespace cleanup.
Ralf Baechle
1
-1
/
+1
2012-10-17
MIPS: Restore pagemask after dumping the TLB.
Ralf Baechle
1
-1
/
+3
2009-05-14
MIPS: Cavium: Add support for 8k and 32k page sizes.
Ralf Baechle
1
-0
/
+9
2008-10-27
MIPS: Add CONFIG_CPU_R5500 for NEC VR5500 series processors
Shinya Kuribayashi
1
-0
/
+1
2007-07-12
[MIPS] Cleanup tlbdebug.h
Atsushi Nemoto
1
-0
/
+1
2007-07-10
[MIPS] Remove unused dump_tlb functions
Atsushi Nemoto
1
-143
/
+1
2007-07-10
[MIPS] Unify dump_tlb
Atsushi Nemoto
1
-0
/
+242