index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
include
/
asm
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-07-19
MIPS: Ingenic: Add system type for new Ingenic SoCs.
周琰杰 (Zhou Yanjie)
1
-2
/
+2
2021-01-22
Revert "MIPS: Remove unused R4300 CPU support"
Lauri Kasanen
1
-1
/
+1
2020-10-12
MIPS: cpu-probe: remove MIPS_CPU_BP_GHIST option bit
Thomas Bogendoerfer
1
-1
/
+0
2020-07-31
MIPS: handle Loongson-specific GSExc exception
WANG Xuerui
1
-0
/
+1
2020-07-31
MIPS: only register FTLBPar exception handler for supported models
WANG Xuerui
1
-0
/
+1
2020-07-24
MIPS: X2000: Add X2000 system type.
周琰杰 (Zhou Yanjie)
1
-2
/
+4
2020-05-22
mips: Add CP0 Write Merge config support
Serge Semin
1
-1
/
+3
2020-05-22
mips: Add MIPS Release 5 support
Serge Semin
1
-4
/
+6
2020-04-26
MIPS: Kernel: Identify Loongson-2K processors
Jiaxun Yang
1
-0
/
+4
2020-01-23
MIPS: Add MAC2008 Support
Jiaxun Yang
1
-0
/
+1
2020-01-09
MIPS: X1830: Add X1830 system type.
周琰杰 (Zhou Yanjie)
1
-2
/
+3
2019-11-11
MIPS: Loongson: Rename LOONGSON1 to LOONGSON32
Huacai Chen
1
-1
/
+1
2019-11-01
MIPS: Loongson64: Rename CPU TYPES
Jiaxun Yang
1
-2
/
+2
2019-10-07
MIPS: Loongson: Add Loongson-3A R4 basic support
Huacai Chen
1
-1
/
+3
2019-08-26
MIPS: Treat Loongson Extensions as ASEs
Jiaxun Yang
1
-0
/
+4
2019-07-30
MIPS: X1000: Add X1000 system type.
Zhou Yanjie
1
-1
/
+1
2019-07-24
MIPS: Remove unused R8000 CPU support
Paul Burton
1
-5
/
+0
2019-07-24
MIPS: Remove unused R5432 CPU support
Paul Burton
1
-1
/
+1
2019-07-24
MIPS: Remove unused R4300 CPU support
Paul Burton
1
-1
/
+1
2019-07-22
MIPS: Rename JZRISC to XBURST
Paul Cercueil
1
-2
/
+2
2019-05-29
MIPS: replace MBIT_ULL() with BIT_ULL()
Masahiro Yamada
1
-65
/
+60
2019-02-04
MIPS: MemoryMapID (MMID) Support
Paul Burton
1
-0
/
+1
2018-11-20
MIPS: Loongson: Add Loongson-3A R2.1 basic support
Huacai Chen
1
-1
/
+2
2018-07-24
MIPS: Loongson: Add Loongson-3A R3.1 basic support
Huacai Chen
1
-25
/
+26
2018-05-15
MIPS: Probe for MIPS MT perf counters per TC
Matt Redfearn
1
-0
/
+2
2017-11-02
License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Greg Kroah-Hartman
1
-0
/
+1
2017-08-29
MIPS: Remove unused R6000 support
Paul Burton
1
-5
/
+0
2017-07-05
MIPS: MIPS16e2: Identify ASE presence
Maciej W. Rozycki
1
-0
/
+1
2017-06-29
MIPS: Add CPU shared FTLB feature detection
Paul Burton
1
-0
/
+4
2017-06-28
MIPS: Loongson: Add Loongson-3A R3 basic support
Huacai Chen
1
-0
/
+1
2017-06-28
MIPS: Probe the I6500 CPU
Paul Burton
1
-1
/
+2
2017-03-28
MIPS: Add defs & probing of UFR
James Hogan
1
-0
/
+1
2016-10-04
MIPS: Add CPU support for Loongson1C
Yang Ling
1
-0
/
+1
2016-05-13
MIPS: Add probing & defs for VZ & guest features
James Hogan
1
-0
/
+5
2016-05-13
MIPS: Add perf counter feature
James Hogan
1
-0
/
+1
2016-05-13
MIPS: Add defs & probing of [X]ContextConfig
James Hogan
1
-0
/
+1
2016-05-13
MIPS: Add defs & probing of BadInstr[P] registers
James Hogan
1
-0
/
+2
2016-05-13
MIPS: Add defs & probing of extended CP0_EBase
James Hogan
1
-0
/
+1
2016-05-13
MIPS: Separate XPA CPU feature into LPA and MVH
James Hogan
1
-1
/
+2
2016-05-13
MIPS: Loongson-3: Fast TLB refill handler
Huacai Chen
1
-0
/
+1
2016-05-13
MIPS: Loongson: Add Loongson-3A R2 basic support
Huacai Chen
1
-1
/
+3
2016-05-13
MIPS: Detect DSP v3 support
Zubair Lutfullah Kakakhel
1
-0
/
+1
2016-05-13
MIPS: cpu: Convert MIPS_CPU_* defs to (1ull << x)
James Hogan
1
-41
/
+48
2016-05-13
MIPS: cpu: Alter MIPS_CPU_* definitions to fill gap
James Hogan
1
-8
/
+8
2016-05-13
MIPS: Add M6250 PRID & cpu_type_enum values
Paul Burton
1
-1
/
+2
2016-05-13
MIPS: Add P6600 PRID & cpu_type_enum values
Paul Burton
1
-1
/
+2
2016-05-13
MIPS: <asm/cpu.h>: Reformat to 80 columns.
Ralf Baechle
1
-2
/
+2
2016-05-13
MIPS: Detect MIPSr6 Virtual Processor support
Paul Burton
1
-0
/
+1
2016-05-13
MIPS: Add CPU identifiers and probing for Cavium CN73xx and CNF75xx processors.
David Daney
1
-0
/
+2
2016-01-20
MIPS: Define the legacy-NaN and 2008-NaN features
Maciej W. Rozycki
1
-0
/
+2
[next]