summaryrefslogtreecommitdiff
path: root/arch/m68k/include/asm/m520xsim.h
AgeCommit message (Expand)AuthorFilesLines
2011-10-18m68knommu: fix problems with SPI/GPIO on ColdFire 520xPeter Turczak1-14/+12
2011-03-31Fix common misspellingsLucas De Marchi1-1/+1
2011-03-15m68knommu: external interrupt support to ColdFire intc-simr controllerGreg Ungerer1-0/+3
2011-03-15m68knommu: remove ColdFire CLOCK_DIV config optionGreg Ungerer1-0/+1
2011-03-15m68knommu: remove MBAR and IPSBAR hacks for the ColdFire 520x CPUsGreg Ungerer1-17/+23
2011-03-15m68knommu: move ColdFire PIT timer base addressesGreg Ungerer1-0/+6
2011-01-05m68knommu: create bit definitions for the version 2 ColdFire cache controllerGreg Ungerer1-0/+5
2011-01-05m68knommu: move UART addressing to part specific includesGreg Ungerer1-1/+8
2011-01-05m68knommu: fix clock rate value reported for ColdFire 54xx partsGreg Ungerer1-1/+2
2011-01-05m68knommu: move ColdFire CPU names into their headersGreg Ungerer1-0/+2
2010-05-17m68knommu: Coldfire QSPI platform supportSteven King1-0/+1
2009-09-16m68knommu: remove interrupt masking from ColdFire pit timerGreg Ungerer1-4/+0
2009-09-16m68knommu: general interrupt controller for ColdFire 532x partsGreg Ungerer1-2/+13
2009-09-16m68knommu: use general interrupt controller for ColdFire 520x familyGreg Ungerer1-0/+2
2009-09-10generic GPIO support for the Freescale Coldfire 520x.sfking@fdwdc.com1-0/+56
2009-06-11m68knommu: move CPU reset code for the 520x ColdFire into its platform codeGreg Ungerer1-0/+9
2009-01-16m68k,m68knommu: merge header filesSam Ravnborg1-0/+63
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-27 19:14:33 +0300