index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
blackfin
/
kernel
/
cplb-mpu
Age
Commit message (
Expand
)
Author
Files
Lines
2012-03-21
blackfin: cplb-mpu: fix page mask table overflow
Barry Song
1
-0
/
+2
2010-10-07
Blackfin: Rename IRQ flags handling functions
David Howells
1
-4
/
+4
2010-08-06
Blackfin: move MPU anomaly check to common location
Mike Frysinger
1
-4
/
+0
2010-03-09
Blackfin: respect the L1 kconfig optimization in the MPU code
Barry Song
1
-6
/
+12
2010-03-09
Blackfin: initial XIP support
Barry Song
1
-0
/
+9
2010-03-09
Blackfin: MPU: handle caches for reserved memory
Sonic Zhang
1
-1
/
+5
2010-03-09
Blackfin: fix MPU page permission masks overflow when dealing with async memory
Barry Song
1
-8
/
+22
2009-12-15
Blackfin: MPU: add missing __init markings
Mike Frysinger
1
-1
/
+1
2009-12-15
Blackfin: MPU: support XIP in async flash memory
Barry Song
1
-4
/
+9
2009-11-25
Blackfin: fix cache Kconfig typo
André Goddard Rosa
1
-1
/
+1
2009-10-07
Blackfin: mass clean up of copyright/licensing info
Robin Getz
2
-32
/
+7
2009-09-17
Blackfin: unify cache init functions
Mike Frysinger
2
-72
/
+1
2009-09-17
Blackfin: use raw_smp_processor_id() in exception code
Yi Li
1
-1
/
+1
2009-09-17
Blackfin: cleanup sync handling when enabling/disabling cplbs
Yi Li
2
-52
/
+15
2009-06-23
Blackfin: decouple unrelated cache settings to get exact behavior
Jie Zhang
2
-17
/
+29
2009-06-13
Blackfin: rename bfin_addr_dcachable to bfin_addr_dcacheable
Jie Zhang
1
-1
/
+1
2009-06-12
Blackfin: make sure MPU CPLB for first 1k is marked as valid
Robin Getz
1
-1
/
+1
2009-06-12
Blackfin: work around anomaly 05000287
Graf Yang
1
-1
/
+8
2009-02-04
Blackfin arch: fix bug - traps test case 19 for exception 0x2d fails
Bernd Schmidt
1
-3
/
+1
2009-01-07
Blackfin arch: merge adeos blackfin part to arch/blackfin/
Yi Li
1
-4
/
+4
2009-01-07
Blackfin arch: Faster C implementation of no-MPU CPLB handler
Bernd Schmidt
3
-2
/
+16
2009-01-07
Blackfin arch: smp patch cleanup from LKML review
Graf Yang
1
-0
/
+1
2008-11-18
Blackfin arch: unify cplbinfo files
Mike Frysinger
2
-152
/
+0
2008-11-18
Blackfin arch: SMP supporting patchset: Blackfin CPLB related code
Graf Yang
4
-88
/
+104
2008-10-16
Blackfin arch: use the new bfin_addr_dcachable() function
Mike Frysinger
1
-3
/
+2
2008-10-09
Blackfin arch: Make L2 SRAM cacheable
Sonic Zhang
1
-0
/
+10
2008-10-08
Blackfin arch: Modify some funtion names to more genernal ones
Graf Yang
1
-1
/
+1
2008-10-07
Blackfin arch: fixing bug - under IRQ stress, running applications may wrongl...
Bernd Schmidt
1
-2
/
+12
2008-08-14
Blackfin arch: mark some functions as __init as they are only called from __i...
Mike Frysinger
1
-2
/
+2
2008-04-24
[Blackfin] arch: lose unnecessary dependency on CONFIG_BFIN_ICACHE for MPU
Bernd Schmidt
1
-4
/
+0
2008-04-24
[Blackfin] arch: add implicit icplb for the bootrom so we can use the utility...
Mike Frysinger
1
-2
/
+8
2008-04-24
[Blackfin] arch: cplb-mpu code clean up
Mike Frysinger
2
-9
/
+5
2008-04-24
[Blackfin] arch: add boot messages to quickly distinguish between MPU/NOMPU s...
Mike Frysinger
1
-0
/
+2
2008-04-23
[Blackfin] arch: support the reserved memory region in the MPU code
Bernd Schmidt
1
-23
/
+41
2008-04-23
[Blackfin] arch: fix bug - a crash on bootup with CONFIG_MPU on the BF548
Bernd Schmidt
1
-1
/
+1
2008-04-23
[Blackfin] arch: fix bug - Make the MPU code aware of the async banks and the...
Bernd Schmidt
1
-19
/
+27
2008-04-23
[Blackfin] arch: fix up - CONFIG_BLKFIN_WT was renamed CONFIG_BFIN_WT while t...
Bernd Schmidt
2
-3
/
+3
2008-02-02
[Blackfin] arch: error out if ANOMALY_05000263 applies while enabling the MPU
Mike Frysinger
1
-0
/
+4
2008-01-27
[Blackfin] arch: Initial checkin of the memory protection support.
Bernd Schmidt
5
-0
/
+643