index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
include
/
asm
/
tlb.h
Age
Commit message (
Expand
)
Author
Files
Lines
2015-10-07
arm64: tlbflush: avoid flushing when fullmm == 1
Will Deacon
1
-11
/
+15
2015-07-28
arm64: Use last level TLBI for user pte changes
Catalin Marinas
1
-1
/
+6
2015-04-15
arm64: expose number of page table levels on Kconfig level
Kirill A. Shutemov
1
-2
/
+2
2015-03-14
arm64: Invalidate the TLB corresponding to intermediate page table levels
Catalin Marinas
1
-0
/
+3
2014-11-17
mmu_gather: move minimal range calculations into generic code
Will Deacon
1
-64
/
+3
2014-10-10
arm64: mm: enable HAVE_RCU_TABLE_FREE logic
Steve Capper
1
-3
/
+17
2014-07-23
arm64: Convert bool ARM64_x_LEVELS to int ARM64_PGTABLE_LEVELS
Catalin Marinas
1
-2
/
+2
2014-07-23
arm64: mm: Implement 4 levels of translation tables
Jungseok Lee
1
-0
/
+9
2014-07-23
arm64: Introduce VA_BITS and translation level options
Jungseok Lee
1
-1
/
+1
2014-04-25
arm64: mm: Add THP TLB entries to general mmu_gather
Steve Capper
1
-0
/
+6
2014-02-26
arm64: Convert asm/tlb.h to generic mmu_gather
Catalin Marinas
1
-116
/
+20
2013-08-16
Fix TLB gather virtual address range invalidation corner cases
Linus Torvalds
1
-2
/
+5
2013-06-14
ARM64: mm: THP support.
Steve Capper
1
-0
/
+6
2012-09-17
arm64: TLB maintenance functionality
Catalin Marinas
1
-0
/
+190