index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
include
/
asm
/
barrier.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-07-07
locking/barriers, arch/arm64: Implement LDXR+WFE based smp_cond_load_acquire()
Will Deacon
1
-0
/
+13
2016-01-12
arm64: define __smp_xxx
Michael S. Tsirkin
1
-5
/
+5
2016-01-12
arm64: reuse asm-generic/barrier.h
Michael S. Tsirkin
1
-8
/
+1
2015-11-18
arm64: barriers: fix smp_load_acquire to work with const arguments
Will Deacon
1
-6
/
+10
2015-07-27
arm64: force CONFIG_SMP=y and remove redundant #ifdefs
Will Deacon
1
-24
/
+0
2015-05-19
locking/arch: Rename set_mb() to smp_store_mb()
Peter Zijlstra
1
-1
/
+1
2015-05-19
locking/arch: Add WRITE_ONCE() to set_mb()
Peter Zijlstra
1
-1
/
+1
2015-04-27
arm64: add missing data types in smp_load_acquire/smp_store_release
Andre Przywara
1
-0
/
+16
2014-12-12
arch: Add lightweight memory barriers dma_rmb() and dma_wmb()
Alexander Duyck
1
-0
/
+3
2014-06-06
Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...
Linus Torvalds
1
-10
/
+10
2014-05-09
arm64: barriers: use barrier() instead of smp_mb() when !SMP
Will Deacon
1
-2
/
+2
2014-05-09
arm64: barriers: wire up new barrier options
Will Deacon
1
-7
/
+7
2014-05-09
arm64: barriers: make use of barrier options with explicit barriers
Will Deacon
1
-1
/
+1
2014-04-18
arch,arm64: Convert smp_mb__*()
Peter Zijlstra
1
-0
/
+3
2014-03-10
arm64: barriers: add dmb barrier
Will Deacon
1
-0
/
+1
2014-02-06
arm64: barriers: allow dsb macro to take option parameter
Will Deacon
1
-1
/
+1
2014-01-12
arch: Introduce smp_load_acquire(), smp_store_release()
Peter Zijlstra
1
-0
/
+50
2012-09-17
arm64: Miscellaneous header files
Catalin Marinas
1
-0
/
+52