| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2011-10-24 | ARM: CSR: call l2x0_of_init to init L2 cache of SiRFprimaII | Barry Song | 1 | -37/+9 |
| 2011-07-09 | ARM: CSR: initializing L2 cache | Rongjun Ying | 1 | -0/+59 |
 |
index : BMC/Intel-BMC/linux.git | |
| Intel OpenBMC Linux kernel source tree (mirror) | Andrey V.Kosteltsev |
| summaryrefslogtreecommitdiff |