index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-at91
/
pm_slowclock.S
Age
Commit message (
Expand
)
Author
Files
Lines
2012-04-17
ARN: at91: introduce SOC_AT91xxx define to allow to compile SoC core support
Jean-Christophe PLAGNIOL-VILLARD
1
-1
/
+1
2012-02-23
ARM: at91/PMC: make register base soc independent
Jean-Christophe PLAGNIOL-VILLARD
1
-19
/
+19
2012-02-23
ARM: at91/pm_slowclock: add runtime detection of memory contoller
Jean-Christophe PLAGNIOL-VILLARD
1
-15
/
+51
2012-02-23
ARM: at91: make sdram/ddr register base soc independent
Jean-Christophe PLAGNIOL-VILLARD
1
-9
/
+1
2012-02-23
ARM: at91: move at91rm9200 sdramc defines to at91rm9200_sdramc.h
Jean-Christophe PLAGNIOL-VILLARD
1
-1
/
+2
2012-02-23
ARM: at91/pm_slowclock: function slow_clock() accepts parameters
Jean-Christophe PLAGNIOL-VILLARD
1
-32
/
+9
2012-02-23
ARM: at91/pm_slowclock: rename register to named define
Jean-Christophe PLAGNIOL-VILLARD
1
-86
/
+91
2012-02-03
ARM: at91: code removal of CAP9 SoC
Jean-Christophe PLAGNIOL-VILLARD
1
-8
/
+4
2012-01-20
ARM: at91: merge at91cap9_ddrsdr.h in at91sam9_ddrsdr.h
Jean-Christophe PLAGNIOL-VILLARD
1
-3
/
+2
2010-10-26
AT91: pm: make sure that r0 is 0 when dealing with cache operations
Nicolas Ferre
1
-0
/
+1
2010-07-09
ARM: 6185/1: AT91: PM: dual ram controller support
Nicolas Ferre
1
-20
/
+54
2010-04-14
ARM: 5975/1: AT91 slow-clock suspend: don't wait when turning PLLs off
Anders Larsen
1
-4
/
+0
2010-04-09
ARM: 6043/1: AT91 slow-clock resume: Don't wait for a disabled PLL to lock
Anders Larsen
1
-0
/
+12
2008-09-22
[ARM] 5264/2: [AT91] Suspend-to-RAM disables main oscillator
Andrew Victor
1
-0
/
+283