summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/zynq-7000.dtsi
AgeCommit message (Expand)AuthorFilesLines
2021-08-06ARM: dts: zynq: add NAND flash controller nodeMichael Walle1-0/+21
2020-12-09ARM: zynq: Rename bus to be align with simple-bus yamlMichal Simek1-1/+1
2019-12-18ARM: dts: zynq: enablement of coresight topologyZumeng Chen1-0/+135
2018-11-05ARM: dts: Use mmc@ instead sdhci@Michal Simek1-2/+2
2018-03-08arm: dts: zynq: Use SPDX-License-IdentifierMichal Simek1-10/+2
2017-08-21arm: zynq: Label whole PL part as fpga_full regionMichal Simek1-0/+8
2016-11-16ARM: zynq: Fix pmu register description coding styleMichal Simek1-1/+2
2016-11-16ARM: zynq: Fix W=1 dtc 1.4 warningsMichal Simek1-2/+2
2016-11-16ARM: zynq: Remove skeleton.dtsiMichal Simek1-1/+2
2015-12-14ARM: dt: zynq: Add labels to cpu nodes to allow overriding OPPs.Moritz Fischer1-2/+2
2015-12-14ARM: dts: zynq: describe SLCR as simple-mfd rather than simple-busMasahiro Yamada1-1/+1
2015-12-14ARM: zynq: DT: Add interrupt-controller property to GPIOSoren Brinkmann1-0/+2
2015-10-18ARM: zynq: dt: Updated devicetree for Zynq 7000 platform.Moritz Fischer1-0/+5
2015-08-21ARM: dts: zynq: Add devicetree entry for Xilinx Zynq reset controller.Moritz Fischer1-0/+7
2015-07-31ARM: zynq: DT: Add missing interrupt for L2 pl310Alex Wilson1-0/+1
2015-07-31ARM: dts: zynq: Add OCM nodeMichal Simek1-1/+1
2015-05-28ARM: zynq: DT: Use the zynq binding with macbNathan Sullivan1-2/+2
2015-01-28ARM: zynq: DT: Fix binding for cadence WDTMichal Simek1-3/+1
2015-01-12ARM: zynq: DT: Add pinctrl informationSoren Brinkmann1-1/+7
2015-01-08ARM: zynq: DT: Add USB to device treeSoren Brinkmann1-0/+20
2014-12-04Merge tag 'zynq-dt-for-3.19' of https://github.com/Xilinx/linux-xlnx into nex...Arnd Bergmann1-1/+0
2014-12-01arm: dts: zynq: Move crystal freq. to board levelPeter Crosthwaite1-1/+0
2014-10-20ARM: zynq: DT: trivial: Fix mc nodeMichal Simek1-1/+1
2014-10-20ARM: zynq: DT: Add cadence watchdog nodeMichal Simek1-0/+11
2014-10-20ARM: zynq: DT: Add missing reference for memory-controllerMichal Simek1-1/+1
2014-10-20ARM: zynq: DT: Add missing reference for ADCMichal Simek1-1/+1
2014-10-20ARM: zynq: DT: Add missing address for L2 pl310Michal Simek1-1/+1
2014-10-20ARM: zynq: DT: Remove 222 MHz OPPSoren Brinkmann1-1/+0
2014-10-20ARM: zynq: DT: Fix GEM register area sizeSoren Brinkmann1-2/+2
2014-10-09Merge tag 'dt-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/arm...Linus Torvalds1-4/+10
2014-09-16ARM: zynq: DT: Add DDRC nodeSoren Brinkmann1-0/+5
2014-09-01ARM: zynq: DT: Fix coding style issues in dtsiMichal Simek1-4/+4
2014-09-01ARM: zynq: DT: Describe interrupt-names for pl330Michal Simek1-0/+2
2014-09-01ARM: zynq: DT: Move size/address properties to dtsiSoren Brinkmann1-0/+4
2014-07-29ARM: zynq: DT: Add CAN nodeMichal Simek1-1/+25
2014-07-28ARM: dts: zynq: Add SPIAndreas Färber1-0/+24
2014-07-25ARM: dts: zynq: Add DMAC for ParallellaAndreas Färber1-0/+16
2014-07-23ARM: zynq: DT: Add GPIO nodeSoren Brinkmann1-0/+10
2014-07-23ARM: zynq: DT: Add XADC nodeSoren Brinkmann1-0/+8
2014-07-18ARM: zynq: DT: Migrate UART to Cadence bindingSoren Brinkmann1-4/+4
2014-06-03Merge tag 'dt-for-3.16' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds1-15/+25
2014-05-27Merge tag 'zynq-cleanup-for-3.16' of git://git.xilinx.com/linux-xlnx into nex...Olof Johansson1-0/+5
2014-05-20ARM: zynq: Add support for SOC_BUSMichal Simek1-0/+5
2014-05-16ARM: zynq: dt: Add a fixed regulator for CPU voltageSoren Brinkmann1-0/+10
2014-05-06ARM: zynq: dt: Clean up device treeSoren Brinkmann1-14/+15
2014-04-28ARM: dts: zynq: drop address cells from GIC nodeLucas Stach1-1/+0
2014-04-22ARM: zynq: dt: Add I2C nodes to Zynq device treeSoren Brinkmann1-0/+22
2014-04-22ARM: zynq: DT: Add 'clock-latency' propertySoren Brinkmann1-0/+1
2014-04-06Merge tag 'tags/cleanup2-3.15' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-23/+21
2014-04-06Merge tag 'dt-3.15' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds1-0/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-20 06:36:37 +0300