index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arc
/
include
/
asm
/
cacheflush.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-12-19
ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcache
Vineet Gupta
1
-2
/
+4
2016-03-19
ARC: dma: ioremap: use phys_addr_t consistenctly in code paths
Vineet Gupta
1
-3
/
+3
2015-10-28
ARC: mm: PAE40: switch to using phys_addr_t for physical addresses
Vineet Gupta
1
-4
/
+4
2015-05-19
ARC: fold ___flush_dcache_page into __flush_dcache_page
Vineet Gupta
1
-3
/
+1
2013-06-22
ARC: [mm] Assume pagecache page dirty by default
Vineet Gupta
1
-0
/
+7
2013-06-22
ARC: cache detection code bitrot
Vineet Gupta
1
-5
/
+1
2013-05-23
ARC: Use enough bits for determining page's cache color
Vineet Gupta
1
-1
/
+1
2013-05-23
ARC: Brown paper bag bug in macro for checking cache color
Vineet Gupta
1
-1
/
+3
2013-05-09
ARC: [mm] Aliasing VIPT dcache support 4/4
Vineet Gupta
1
-0
/
+1
2013-05-09
ARC: [mm] Aliasing VIPT dcache support 3/4
Vineet Gupta
1
-1
/
+3
2013-05-09
ARC: [mm] Aliasing VIPT dcache support 2/4
Vineet Gupta
1
-8
/
+45
2013-05-09
ARC: [mm] Aliasing VIPT dcache support 1/4
Vineet Gupta
1
-1
/
+1
2013-05-07
ARC: [mm] Lazy D-cache flush (non aliasing VIPT)
Vineet Gupta
1
-0
/
+1
2013-05-07
ARC: [mm] consolidate icache/dcache sync code
Vineet Gupta
1
-3
/
+2
2013-05-07
ARC: [mm] optimise icache flush for user mappings
Vineet Gupta
1
-1
/
+9
2013-02-15
ARC: Cache Flush Management
Vineet Gupta
1
-0
/
+67