summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2016-08-31drm/amdgpu: introduce pcie port read/write entryHuang Rui3-52/+60
2016-08-31drm/amdgpu: add si implementation v10Ken Wang3-0/+2041
2016-08-31drm/amdgpu: add DMA implementation for si v8Ken Wang4-0/+952
2016-08-31drm/amdgpu: add graphic pipeline implementation for si v8Ken Wang2-0/+3317
2016-08-31drm/amdgpu: atombios change for dce6 to work v3Ken Wang1-1/+7
2016-08-31drm/amdgpu: add display controller implementation for si v10Ken Wang3-33/+3193
2016-08-31drm/amdgpu: add interupt handler implementation for si v3Ken Wang2-0/+342
2016-08-31drm/amdgpu: add graphic memory controller implementation for si v7Ken Wang2-0/+1100
2016-08-31drm/amdgpu: add si header files v4Ken Wang3-0/+3454
2016-08-31drm/amdgpu: add SI asics types v2Ken Wang1-1/+6
2016-08-31drm/amdgpu:add switch buffer to end of CS (v2)Monk Liu3-0/+11
2016-08-31drm/amd/amdgpu: debugfs SMC addresses are byte addressesTom St Denis1-2/+2
2016-08-31drm/amd/powerplay: Remove unused variable causing compile warningJordan Lazare1-1/+0
2016-08-31drm/amd/powerplay: Only load SDMA0/MEC firmware once on Stoney (v2)Tom St Denis1-8/+2
2016-08-31drm/amd/powerplay: Fix up return codes in cz SMU managerTom St Denis1-4/+5
2016-08-31drm/amd/powerplay: Tidy up cz SMU managerTom St Denis1-16/+2
2016-08-31drm/amd/powerplay: Fix CZ SMU firmware load check (v4)Tom St Denis1-4/+4
2016-08-31drm/amdgpu: throttle buffer migrations at CS using a fixed MBps limit (v2)Marek Olšák4-48/+127
2016-08-25drm/amd/amdgpu: Tidy up cz_dpm.cTom St Denis1-20/+11
2016-08-25drm/amd/amdgpu: Clean up memory leak in cz_dpm_init().Tom St Denis1-5/+9
2016-08-25drm/amd/amdgpu: Fix memleak in cz_parse_power_table()Tom St Denis1-0/+2
2016-08-25drm/amdgpu: refine uvd gate logic for CI.Rex Zhu1-4/+2
2016-08-25drm/amd/powerplay: simplify struct amd_pp_init.Rex Zhu6-15/+0
2016-08-25drm/amd/powerplay: get system info by cgs interface.Rex Zhu1-4/+20
2016-08-25drm/amdgpu: add support for getting sub_device id andRex Zhu2-0/+8
2016-08-25drm/amdgpu: add vce bypass mode for tonga.Rex Zhu1-1/+2
2016-08-25drm/amd/powerplay: add bypass mode for vce 2.0.Rex Zhu1-2/+19
2016-08-25drm/amdgpu: refine function name for consistencyRex Zhu1-2/+2
2016-08-25drm/amdgpu/vce3: add support for third vce ringAlex Deucher3-7/+21
2016-08-25drm/amdgpu: track the number of vce ringsAlex Deucher4-52/+45
2016-08-25drm/amdgpu: rename suspend_kms and resume_kmsAlex Deucher3-14/+14
2016-08-24drm/amdgpu: use memcpy_toio for VCE firmware uploadChristian König1-2/+2
2016-08-24drm/amdgpu: use memcpy_to/fromio for UVD fw uploadChristian König1-5/+5
2016-08-24drm/amd/powerplay: delete useless code in iceland_hwmgr.c.Rex Zhu1-2/+0
2016-08-24drm/radeon: switch UVD code to use UVD_NO_OP for paddingAlex Deucher12-8/+15
2016-08-24drm/amdgpu: switch UVD code to use UVD_NO_OP for paddingAlex Deucher6-5/+9
2016-08-24drm/radeon: add support for UVD_NO_OP registerAlex Deucher3-1/+4
2016-08-24drm/amdgpu: add support for UVD_NO_OP registerAlex Deucher3-1/+4
2016-08-24drm/amdgpu: fix VCE ib alignment valueAlex Deucher1-1/+1
2016-08-24drm/amdgpu: fix IB alignment for UVDAlex Deucher1-1/+1
2016-08-23drm/amd/amdgpu: Print ring name in amdgpu_ib_schedule()Tom St Denis1-1/+1
2016-08-23drm/radeon: remove dead code, si_mc_load_microcode (v2)Heinrich Schuchardt1-9/+1
2016-08-23drm/radeon/cik: remove dead code (v2)Heinrich Schuchardt1-9/+1
2016-08-23drm/amd/powerplay: avoid NULL dereference, cz_hwmgr.cHeinrich Schuchardt1-1/+1
2016-08-23drm/amd/powerplay: avoid NULL pointer dereferenceHeinrich Schuchardt1-2/+2
2016-08-23drm/amdgpu/gmc8: remove dead code (v2)Heinrich Schuchardt1-9/+1
2016-08-23drm/amdgpu/gmc7: remove dead code (v2)Heinrich Schuchardt1-9/+1
2016-08-23drm/amdgpu: Fix indentation in dce_v8_0_audio_write_sad_regs()Alexandre Demers1-7/+7
2016-08-22drm/amdgpu: Use correct mask in dce_v8_0_afmt_setmode() and fix comment typos.Alexandre Demers1-3/+3
2016-08-22drm/amdgpu: cleanup amdgpu_vm_bo_update paramsChristian König3-12/+13
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-23 04:19:42 +0300