diff options
| author | Florian Fainelli <f.fainelli@gmail.com> | 2017-12-01 03:10:12 +0300 |
|---|---|---|
| committer | Russell King <rmk+kernel@armlinux.org.uk> | 2017-12-18 01:15:37 +0300 |
| commit | 534f5f36a2c10fda181de2d7023d2100e2a59048 (patch) | |
| tree | f25996a268d8094fca6d80359b29a7140db20ab0 /net/tipc | |
| parent | 55de88778f4bfe6333db4e475afb15ef413b4874 (diff) | |
| download | linux-534f5f36a2c10fda181de2d7023d2100e2a59048.tar.xz | |
ARM: 8730/1: B15: Add suspend/resume hooks
The Broadcom Brahma-B15 CPU readahead cache registers will be restored
to their Power-on-Reset values after a S3 suspend/resume cycles, so we
want to restore what we had enabled before.
Another thing we want to take care of is disabling the read-ahead cache
prior to suspending to avoid any sort of side effect with the spinlock
we need to grab to serialize register accesses.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
Diffstat (limited to 'net/tipc')
0 files changed, 0 insertions, 0 deletions