diff options
| author | Feng Kan <fkan@apm.com> | 2017-10-12 01:08:39 +0300 |
|---|---|---|
| committer | Will Deacon <will.deacon@arm.com> | 2017-10-20 18:54:54 +0300 |
| commit | 74f55d34414c866dbf3a69e28a2f963abe61ca58 (patch) | |
| tree | 25ea905b7bd37da82803276d718f2d0644bbc6bb /fs/dlm/midcomms.c | |
| parent | 704c038255d44e821a05835c9bf8c8d0393a4777 (diff) | |
| download | linux-74f55d34414c866dbf3a69e28a2f963abe61ca58.tar.xz | |
iommu/arm-smmu: Enable bypass transaction caching for ARM SMMU 500
The ARM SMMU identity mapping performance was poor compared with the
DMA mode. It was found that enable caching would restore the performance
back to normal. The S2CRB_TLBEN bit in the ACR register would allow for
caching of the stream to context register bypass transaction information.
Reviewed-by: Robin Murphy <robin.murphy@arm.com>
Signed-off-by: Feng Kan <fkan@apm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'fs/dlm/midcomms.c')
0 files changed, 0 insertions, 0 deletions