summaryrefslogtreecommitdiff
path: root/drivers/clk/qcom/Kconfig
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2014-01-15 22:47:27 +0400
committerMike Turquette <mturquette@linaro.org>2014-01-17 00:01:02 +0400
commitb36ba30c8ac66249915c57be101180cc58c42085 (patch)
tree4dc542affa7a2a416e8f62f88f0adb16b6ba937f /drivers/clk/qcom/Kconfig
parent6e0ad1b6c1c9809a8ea9ca647cbc0471e8b4164d (diff)
downloadlinux-b36ba30c8ac66249915c57be101180cc58c42085.tar.xz
clk: qcom: Add reset controller support
Reset controllers and clock controllers are combined into one IP block on Qualcomm chipsets. Usually a reset signal is associated with each clock branch but sometimes a reset signal is associated with a handful of clocks. Either way the register interface is the same; set a bit to assert a reset and clear a bit to deassert a reset. Add support for these types of resets signals. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Mike Turquette <mturquette@linaro.org>
Diffstat (limited to 'drivers/clk/qcom/Kconfig')
-rw-r--r--drivers/clk/qcom/Kconfig2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig
index 73a8c8fb547f..06ccce65d598 100644
--- a/drivers/clk/qcom/Kconfig
+++ b/drivers/clk/qcom/Kconfig
@@ -2,4 +2,4 @@ config COMMON_CLK_QCOM
tristate "Support for Qualcomm's clock controllers"
depends on OF
select REGMAP_MMIO
-
+ select RESET_CONTROLLER