summaryrefslogtreecommitdiff
path: root/arch/mips/pci
diff options
context:
space:
mode:
authorHillf Danton <dhillf@gmail.com>2011-11-16 04:21:29 +0400
committerRalf Baechle <ralf@linux-mips.org>2011-12-08 02:04:57 +0400
commitb3ea581834c1e36cc76589e63dedcd99fd6abf51 (patch)
treefa32093d96a9b9469a0d2a39fdc169628db9981e /arch/mips/pci
parent2aa54b2009bb4f85cdc42d16dde18093dd832a31 (diff)
downloadlinux-b3ea581834c1e36cc76589e63dedcd99fd6abf51.tar.xz
MIPS: Netlogic: Mark Netlogic chips as SMT capable
Netlogic XLR chip has multiple cores. Each core includes four integrated hardware threads, and they share L1 data and instruction caches. If the chip is marked to be SMT capable, scheduler then could do more, say, idle load balancing. Changes are now confined only to the code of XLR, and hardware is probed to get core ID for correct setup. [jayachandranc: simplified and adapted for new merged XLR/XLP code] Signed-off-by: Hillf Danton <dhillf@gmail.com> Signed-off-by: Jayachandran C <jayachandranc@netlogicmicro.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2972/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/pci')
0 files changed, 0 insertions, 0 deletions