diff options
| author | Jayachandran C <jchandra@broadcom.com> | 2013-01-14 19:11:56 +0400 |
|---|---|---|
| committer | John Crispin <blogic@openwrt.org> | 2013-02-17 03:15:20 +0400 |
| commit | a69ba6293d11b7dfd395a742f3449d6ddda8ecad (patch) | |
| tree | 3a075124416c51c5548e93fa6e2803e22682d021 /arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h | |
| parent | a264b5e8dc3cae1b07cea010d6283be6e67b0209 (diff) | |
| download | linux-a69ba6293d11b7dfd395a742f3449d6ddda8ecad.tar.xz | |
MIPS: Netlogic: Split XLP L1 i-cache among threads
Since we now use r4k cache code for Netlogic XLP, it is
better to split L1 icache among the active threads, so that
threads won't step on each other while flushing icache.
The L1 dcache is already split among the threads in the core.
Signed-off-by: Jayachandran C <jchandra@broadcom.com>
Patchwork: http://patchwork.linux-mips.org/patch/4787/
Signed-off-by: John Crispin <blogic@openwrt.org>
Diffstat (limited to 'arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h')
| -rw-r--r-- | arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h b/arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h index 7b63a6b722a0..6d2e58a9a542 100644 --- a/arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h +++ b/arch/mips/include/asm/netlogic/xlp-hal/cpucontrol.h @@ -46,6 +46,8 @@ #define CPU_BLOCKID_FPU 9 #define CPU_BLOCKID_MAP 10 +#define ICU_DEFEATURE 0x100 + #define LSU_DEFEATURE 0x304 #define LSU_DEBUG_ADDR 0x305 #define LSU_DEBUG_DATA0 0x306 |