summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/vf610.dtsi
diff options
context:
space:
mode:
authorStefan Agner <stefan@agner.ch>2014-09-24 20:20:09 +0400
committerShawn Guo <shawn.guo@linaro.org>2014-11-23 10:08:04 +0300
commit81c4831907fb00efdc97093b09e333009a57d005 (patch)
tree6890f679ed8a4e54497136a0ee0c2d34d0f7fbc9 /arch/arm/boot/dts/vf610.dtsi
parent53ec874846d9a0a8da5ca95a8891372c7e734367 (diff)
downloadlinux-81c4831907fb00efdc97093b09e333009a57d005.tar.xz
ARM: dts: vf610: Add ARM Global Timer
Add Global Timer support which is part of the private peripherals of the Cortex-A5 processor. This Global Timer is compatible with the Cortex-A9 implementation. It's a 64-bit timer and is clocked by the peripheral clock, which is typically 133 or 166MHz on Vybrid. Signed-off-by: Stefan Agner <stefan@agner.ch> Acked-by: Bill Pringlemeir <bpringlemeir@nbsps.com> Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
Diffstat (limited to 'arch/arm/boot/dts/vf610.dtsi')
-rw-r--r--arch/arm/boot/dts/vf610.dtsi8
1 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/vf610.dtsi b/arch/arm/boot/dts/vf610.dtsi
index 4d2ec32de96f..25031d3d2633 100644
--- a/arch/arm/boot/dts/vf610.dtsi
+++ b/arch/arm/boot/dts/vf610.dtsi
@@ -11,6 +11,7 @@
#include "vf610-pinfunc.h"
#include <dt-bindings/clock/vf610-clock.h>
#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
/ {
aliases {
@@ -83,6 +84,13 @@
<0x40002100 0x100>;
};
+ global_timer: timer@40002200 {
+ compatible = "arm,cortex-a9-global-timer";
+ reg = <0x40002200 0x20>;
+ interrupts = <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&clks VF610_CLK_PLATFORM_BUS>;
+ };
+
L2: l2-cache@40006000 {
compatible = "arm,pl310-cache";
reg = <0x40006000 0x1000>;