summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts
diff options
context:
space:
mode:
authorChen-Yu Tsai <wens@csie.org>2017-07-20 11:02:25 +0300
committerChen-Yu Tsai <wens@csie.org>2017-08-08 07:04:01 +0300
commit5bcfff2cc392f72d488633b1ede4c6d8fae22520 (patch)
tree2ac63d1c298e6e2d37b1c36611f066be5946337b /arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts
parent29067930e74d3fb3e3cffaa999642eb526dd4d4e (diff)
downloadlinux-5bcfff2cc392f72d488633b1ede4c6d8fae22520.tar.xz
ARM: sun8i: a83t: h8homlet-v2: Enable AC100 combo chip in AXP818 PMIC
The AXP813/AXP818 PMICs used with the A83T/H8 SoCs are actually 2 dies in one package sharing the serial bus (I2C/RSB) pins. One die is the actual PMIC. The other is an AC100 codec / RTC combo chip. This patch adds the device nodes for the AC100 chip to the h8homlet-v2 device tree. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts')
-rw-r--r--arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts24
1 files changed, 24 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts b/arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts
index 7e92baa63f1c..e0055180d29f 100644
--- a/arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts
+++ b/arch/arm/boot/dts/sun8i-a83t-allwinner-h8homlet-v2.dts
@@ -87,6 +87,30 @@
interrupt-parent = <&r_intc>;
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
};
+
+ ac100: codec@e89 {
+ compatible = "x-powers,ac100";
+ reg = <0xe89>;
+
+ ac100_codec: codec {
+ compatible = "x-powers,ac100-codec";
+ interrupt-parent = <&r_pio>;
+ interrupts = <0 11 IRQ_TYPE_LEVEL_LOW>; /* PL11 */
+ #clock-cells = <0>;
+ clock-output-names = "4M_adda";
+ };
+
+ ac100_rtc: rtc {
+ compatible = "x-powers,ac100-rtc";
+ interrupt-parent = <&r_intc>;
+ interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
+ clocks = <&ac100_codec>;
+ #clock-cells = <1>;
+ clock-output-names = "cko1_rtc",
+ "cko2_rtc",
+ "cko3_rtc";
+ };
+ };
};
&uart0 {