summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/exynos5440.dtsi
diff options
context:
space:
mode:
authorKukjin Kim <kgene.kim@samsung.com>2012-12-06 11:54:10 +0400
committerKukjin Kim <kgene.kim@samsung.com>2013-03-07 14:39:50 +0400
commitf5108e1c5168991173d4184002158b57d03971fd (patch)
tree58ac21f62f4dd20c71b3a56d0c2a643db21e0609 /arch/arm/boot/dts/exynos5440.dtsi
parent49498c5609f5cdef6768eeb932dbc4d81b907c33 (diff)
downloadlinux-f5108e1c5168991173d4184002158b57d03971fd.tar.xz
ARM: dts: re-organized cpu node for exynos5440
This patch adds timer node and re-organizes cpu node for exynos5440. Acked-by: Thomas Abraham <thomas.ab@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/boot/dts/exynos5440.dtsi')
-rw-r--r--arch/arm/boot/dts/exynos5440.dtsi37
1 files changed, 17 insertions, 20 deletions
diff --git a/arch/arm/boot/dts/exynos5440.dtsi b/arch/arm/boot/dts/exynos5440.dtsi
index 1e7a2b060bde..5c5a69954d8b 100644
--- a/arch/arm/boot/dts/exynos5440.dtsi
+++ b/arch/arm/boot/dts/exynos5440.dtsi
@@ -24,40 +24,37 @@
};
cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
cpu@0 {
compatible = "arm,cortex-a15";
- timer {
- compatible = "arm,armv7-timer";
- interrupts = <1 13 0xf08>;
- clock-frequency = <1000000>;
- };
+ reg = <0>;
};
cpu@1 {
compatible = "arm,cortex-a15";
- timer {
- compatible = "arm,armv7-timer";
- interrupts = <1 14 0xf08>;
- clock-frequency = <1000000>;
- };
+ reg = <1>;
};
cpu@2 {
compatible = "arm,cortex-a15";
- timer {
- compatible = "arm,armv7-timer";
- interrupts = <1 14 0xf08>;
- clock-frequency = <1000000>;
- };
+ reg = <2>;
};
cpu@3 {
compatible = "arm,cortex-a15";
- timer {
- compatible = "arm,armv7-timer";
- interrupts = <1 14 0xf08>;
- clock-frequency = <1000000>;
- };
+ reg = <3>;
};
};
+ timer {
+ compatible = "arm,cortex-a15-timer",
+ "arm,armv7-timer";
+ interrupts = <1 13 0xf08>,
+ <1 14 0xf08>,
+ <1 11 0xf08>,
+ <1 10 0xf08>;
+ clock-frequency = <50000000>;
+ };
+
serial@B0000 {
compatible = "samsung,exynos4210-uart";
reg = <0xB0000 0x1000>;