summaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2023-04-04cache: sifive: Configure the l2 prefetcher parameterSamin Guo1-0/+93
The default configuration of the SIFIVE L2 Prefetcher may not be the best combination on the JH7110, and some parameters need to be modified to achieve the best performance. Signed-off-by: Samin Guo <samin.guo@starfivetech.com>
2023-04-03board: starfive: jh7110-evb: remove l2 pretcher in borad cfgSamin Guo1-22/+0
It should be configured in L2. Signed-off-by: Samin Guo <samin.guo@starfivetech.com>
2023-03-30Merge branch 'CR_4446_pinctrl_hal.feng' into 'jh7110-master'andy.hu2-2/+20
CR 4446 pinctrl hal.feng See merge request sdk/u-boot!46
2023-03-30configs: starfive:　Enable CONFIG_OF_SEPARATE configurationYanhong Wang1-1/+2
Modify the mode of the DTB for DT Control from Embedded to separated. Signed-off-by: Yanhong Wang <yanhong.wang@starfivetech.com>
2023-03-28riscv: dts: starfive: Add gpio-controller for the gpio nodeHal Feng1-0/+2
Add gpio-controller for node gpio and gpioa. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2023-03-28pinctrl: starfive: Add .get_function ops for the gpio driverHal Feng1-0/+16
Support getting direction of gpio. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2023-03-28pinctrl: starfive: Fix the crash problem when using gpio cmdHal Feng1-2/+2
starfive_pinctrl_priv struct is a priv of the parent device (pinctrl device), not the gpio device. Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
2023-03-20Merge branch 'CR_4136_evb_515_uboot_logo_keith.zhao' into 'jh7110-master'andy.hu1-0/+0
display: resize the bmp logo See merge request sdk/u-boot!45
2023-03-20display: resize the bmp logokeith.zhao1-0/+0
reduce the bmp size as the uboot partttion is 4M Signed-off-by: keith <keith.zhao@starfivetech.com>
2023-03-17Merge branch 'CR_4094_evb_515_uboot_logo_keith.zhao' into 'jh7110-master'andy.hu4-2/+13
CR_4094 display: update uboot logo display function: See merge request sdk/u-boot!42
2023-03-17CR_4094 display: update uboot logo display function:keith.zhao4-2/+13
2023-03-17Merge branch 'CR_3499_vout_console_515_changhuang.liang' into 'jh7110-master'andy.hu2-2/+2
CR_3499_vout_console_515_changhuang.liang configs: starfive_visionfive_defconfig: Enable console to tty1 See merge request sdk/u-boot!44
2023-03-17configs: starfive_visionfive_defconfig: Enable console to tty1Changhuang Liang2-2/+2
Enable console to tty1. Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
2023-03-17Merge branch 'CR_4082_apply_csr_patch_Andy.Hu' into 'jh7110-master'andy.hu2-3/+36
CR_4082: riscv: Fix build against binutils 2.38 See merge request sdk/u-boot!43
2023-03-17Merge branch 'CR_3910_Add_cpu_vol_mason.huo' into 'jh7110-master'andy.hu2-2/+24
CR_3910 board: starfive: jh7110: Add 1.1 & 1.02v max cpu voltage See merge request sdk/u-boot!40
2023-03-17riscv: support building double-float modulesHeinrich Schuchardt2-3/+27
The riscv32 toolchain for GCC-12 provided by kernel.org contains libgcc.a compiled for double-float. To link to it we have to adjust how we build U-Boot. As U-Boot actually does not use floating point at all this should not make a significant difference for the produced binaries. Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com> Reviewed-by: Rick Chen <rick@andestech.com> Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2023-03-17riscv: Fix build against binutils 2.38Alexandre Ghiti1-1/+10
The following description is copied from the equivalent patch for the Linux Kernel proposed by Aurelien Jarno: >From version 2.38, binutils default to ISA spec version 20191213. This means that the csr read/write (csrr*/csrw*) instructions and fence.i instruction has separated from the `I` extension, become two standalone extensions: Zicsr and Zifencei. As the kernel uses those instruction, this causes the following build failure: arch/riscv/cpu/mtrap.S: Assembler messages: arch/riscv/cpu/mtrap.S:65: Error: unrecognized opcode `csrr a0,scause' arch/riscv/cpu/mtrap.S:66: Error: unrecognized opcode `csrr a1,sepc' arch/riscv/cpu/mtrap.S:67: Error: unrecognized opcode `csrr a2,stval' arch/riscv/cpu/mtrap.S:70: Error: unrecognized opcode `csrw sepc,a0' Signed-off-by: Alexandre Ghiti <alexandre.ghiti@canonical.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com> Tested-by: Heiko Stuebner <heiko@sntech.de> Tested-by: Christian Stewart <christian@paral.in> Reviewed-by: Rick Chen <rick@andestech.com>
2023-03-09Merge branch 'CR_3347_evb_515_uboot_hdmi_logo_keith.zhao' into 'jh7110-master'andy.hu7-163/+703
CR_3347: riscv: dts: enable hdmi dts config in uboot See merge request sdk/u-boot!39
2023-03-09board: starfive: jh7110: Add 1.1 & 1.02v max cpu voltageMason Huo2-2/+24
Add two more binning IC types, and set add their max cpu voltage accordingly. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-03-08hdmi: add hdmi driver in ubootkeith.zhao5-117/+690
hdmi can show a bitmap logo while uboot start and the default resolution is 1920x1080@60fps Signed-off-by: keith.zhao<keith.zhao@statfivetech.com>
2023-03-08riscv: dts: enable hdmi dts config in ubootkeith.zhao2-46/+13
hdmi can show a bitmap logo while uboot start and the default resolution is 1920x1080@60fps Signed-off-by: keith.zhao<keith.zhao@statfivetech.com>
2023-02-28Merge branch 'CR_3696_adjust_cpu_vol_mason.huo' into 'jh7110-master'andy.hu2-0/+62
CR_3696: Add cpu voltage set commands See merge request sdk/u-boot!37
2023-02-28board: starfive: jh7110: Add cpu voltage set commandsmason.huo2-0/+62
Get the binning information from OTP, and set change the cpu max voltage accordingly. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-24Merge branch 'CR_3504_enable_sbi_command_michael.zhu' into 'jh7110-master'andy.hu1-0/+1
CR_3504: Enable sbi command in U-Boot See merge request sdk/u-boot!36
2023-02-24Merge branch 'CR_3455_PCIe_support_mason.huo' into 'jh7110-master'andy.hu10-12/+690
CR_3455 pci: Add Starfive JH7110 pcie driver See merge request sdk/u-boot!33
2023-02-22i2c: designware_i2c: Add ACPI configure limitationMason Huo1-0/+2
As the i2c_designware_pci.c uses ACPI APIs, add the ACPI table generation configuration for its compilation. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-22net: rtl8169: Add one more device IDMason Huo1-0/+3
Add the NIC device ID and adjust the bar regions. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-22riscv: dts: starfive: Enable PCIe host controllerMason Huo2-12/+114
Enable and add pinctrl configuration for PCIe host controller. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-22configs: starfive-jh7110: Add support for PCIe host driverMason Huo1-0/+6
Add the PCIe host driver config, also add the rtl8169 & nvme driver support. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-22clk: starfive: Add PCIe clocks for PCIe controllerMason Huo1-0/+43
Add the stg clocks for PCIe controller. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-22pci: Add Starfive JH7110 pcie driverMason Huo4-0/+522
Port the JH7110 pcie host driver from linux kernel. Signed-off-by: Mason Huo <mason.huo@starfivetech.com>
2023-02-21Enable sbi command in U-BootMichaelZhuxx1-0/+1
Signed-off-by: MichaelZhuxx <michael.zhu@starfivetech.com>
2023-02-21Merge branch 'CR_3537_evb_515_uboot_compatibility_EVB_VF2_keith.zhao' into ↵andy.hu1-1/+1
'jh7110-master' CR#3537 riscv:uboot:cache driver See merge request sdk/u-boot!35
2023-02-21riscv:uboot:cache driverkeith.zhao1-1/+1
cache driver enabled by config STARFIVE_JH7110_L2CC_FLUSH if not , there is a dump on vf2 Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17Merge branch 'CR_3345_evb_515_uboot_mipi_logo_keith.zhao' into 'jh7110-master'andy.hu1-1/+1
display : uboot logo display See merge request sdk/u-boot!34
2023-02-17display : uboot logo displaykeith.zhao1-1/+1
replace the logo bmp for uboot logo display Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17Merge branch 'CR_3345_evb_515_uboot_mipi_logo_keith.zhao' into 'jh7110-master'andy.hu39-102/+4410
CR_3345: riscv:uboot:add cache driver See merge request sdk/u-boot!32
2023-02-17defconfig:riscv:jh7110: add mipi configkeith.zhao1-0/+25
add the new configs needed by mipi display Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17dts:riscv:jh7110: add mipi driver nodekeith.zhao2-94/+329
update dts node to support vout mipi driver Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17board:riscv:jh7110: modify config for starfive JH7110 boardkeith.zhao3-1/+23
add board_late_init to init display memory config the bitmap picture Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17vout:dc8200: add vout mipi driverkeith.zhao18-2/+3480
add vout mipi pipeline driver in uboot Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17i2c:desigware-snps: add i2c clock configkeith.zhao3-5/+28
add clock config for i2c2 and i2c5 update the i2c driver clock config Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17power: add power subsystem driver in ubootkeith.zhao9-0/+459
add power subsystem in driver,include pmu pmic and regulator pmu : dc8200 power pmic : mipi power regulator : entend power Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-17riscv:cache:jh7110: add cache driverkeith.zhao3-0/+66
support flush_dcache_range interface STARFIVE_JH7110_L2CC_FLUSH Signed-off-by:keith.zhao<keith.zhao@statfivetech.com>
2023-02-03Merge branch 'CR_3238_Reserved_memory_mason.huo' into 'jh7110-master'andy.hu1-1/+11
CR_3238 exclude opensbi memory range in device tree See merge request sdk/u-boot!27
2023-02-03Merge branch 'CR_1432_add_sbi_reset_patch_minda' into 'jh7110-master'andy.hu7-3/+127
CR_1432 riscv: add missing SBI extension definitions See merge request sdk/u-boot!26
2023-02-03exclude opensbi memory range in device treeFelix Moessbauer1-1/+11
This patch explicitly excludes the memory range of the OpenSBI in the built-in device tree. When booting EFI, the efi loader has to know about that zone before loading the device tree for Linux, otherwise it tries to access 0x40000000, leading to an access violation. Signed-off-by: Felix Moessbauer <felix.moessbauer@siemens.com>
2023-02-02sysreset: provide SBI based sysreset driverHeinrich Schuchardt7-1/+90
Provide sysreset driver using the SBI system reset extension. Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Samuel Holland <samuel@sholland.org>
2023-02-02riscv: add missing SBI extension definitionsHeinrich Schuchardt1-2/+37
Add the System Reset Extension and the Hart State Management Extension definitions. Add missing RFENCE Extension enum values. The SBI 0.1 extension constants are needed for the sbi command. Remove an #ifdef. Cf. https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.adoc Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com> Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
2023-01-11Merge branch 'CR_3068_DEFCONFIG_yanhong.wang' into 'jh7110-master'andy.hu1-5/+5
CR 3068 configs: starfive-jh7110: update the value of CONFIG_SYS_MALLOC_F_LEN See merge request sdk/u-boot!25
generated by cgit v1.2.3 (git 2.39.0) at 2025-09-07 17:52:25 +0300