summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2022-11-03add ID_EEPROM supoort for VisionFive2Jianlong Huang7-4/+815
2022-11-03 Rename usages of CONFIG_SYS_DEF_EEPROM_ADDR to CONFIG_SYS_I2C_EEPROM_ADDRJianlong Huang3-28/+44
2022-11-03cmd/eeprom: fix data type issue for parse_numeric_paramJianlong.Huang1-2/+2
2022-11-03board: starfive: Add i2c5 init for VisionFive2Jianlong Huang6-5/+66
2022-11-03Support sd autobootJianlong Huang3-3/+9
2022-11-03riscv:dts:starfive-visionfive2: Add ethernet-phy node to set delay_chainyanhong.wang1-4/+11
2022-11-03board: starfive: visionfive: Add uart0 and jtag pinmuxjianlonghuang2-0/+46
2022-11-03board: starfive: Support visionfive2Jianlong Huang13-194/+421
2022-11-03net: phy: Support YT8531 Gigabit EthernetJianlong Huang1-0/+1
2022-11-02Merge branch 'CR_2522_ECO_EVB_samin.guo' into 'jh7110-master'andy.hu7-187/+387
2022-11-02driver:qspi: Switch the QSPI parent clock to pll0Samin Guo2-2/+5
2022-11-01spl:starfive:jh7110: Improved GMAC0/1 TX I/O PAD capabilitySamin Guo1-15/+30
2022-11-01board:starfive:evb: Support using env to detect board versionSamin Guo2-0/+22
2022-11-01board:starfive:evb: add get_chip_typeSamin Guo2-1/+29
2022-11-01board:starfive:evb: add jh7110_gmac_sel_tx_to_rgmiiSamin Guo2-0/+26
2022-11-01dts:starfive:jh7110: set gmac phy tx_inverted for JH7110A/B.Samin Guo1-1/+11
2022-11-01net:phy:motorcomm: Support modifying RGMII_TX_CLK delay train from dtsSamin Guo1-173/+269
2022-10-18ram: starfive: Make DDR driver support 8G sizeYan Hong Wang4-733/+547
2022-10-18riscv: dts: jh7110: Add reset property to DDR control nodeYan Hong Wang1-1/+5
2022-10-18ram: starfive: jh7110: Replace the configuration operation for pll1 clkYan Hong Wang2-27/+6
2022-10-18clk: starfive: jh7110: Modify the parameters of clk_register()Yan Hong Wang1-34/+11
2022-10-18spl: starfive: jh7110: switch pll2 to 1188MYan Hong Wang1-165/+11
2022-10-18arch: riscv: jh7110: add pll clk configuration for jh7110Yan Hong Wang4-18/+416
2022-10-18configs: starfive: fix tftpboot file waite a long time for the first timeJianlong Huang2-2/+3
2022-10-18clk:jh7110: update apb_bus clk relationshipyanhong.wang2-51/+33
2022-10-18configs: starfive_evb_defconfig: Support saveenvJianlong Huang2-3/+5
2022-10-18spl:jh7110: Modify cpu frequency should be before switching pllsamin1-3/+3
2022-10-18config:starfive-jh7110: add sd card boot configClivia.Cai1-1/+2
2022-10-18riscv:dts:starfive-jh7110: modify Model and riscv,isa infoyanhong.wang2-6/+6
2022-10-18ram:starfive: Make ddr driver support 2G sizeyanhong.wang4-25/+250
2022-10-18reset:starfive:jh7110: Delete redundant logicyanhong.wang1-28/+1
2022-10-18clk:jh7110: pll0 dynamically gets the frequencysamin1-5/+35
2022-10-18spl:starfive: Add support for different CPU frequencies.samin1-0/+157
2022-10-18spl:starfive: remove function spl_cpu_fre_150/125samin1-33/+0
2022-10-18board:starfive:evb: update uart3-uart5 resetsyanhong.wang2-6/+13
2022-10-18SPL:reset:starfive-jh7110: support reset in SPLyanhong.wang2-1/+9
2022-10-18clk:riscv:starfive: update uart3-uart5 clksyanhong.wang1-16/+24
2022-10-18serial: ns16550: support a list of clkyanhong.wang1-0/+12
2022-10-18SPL:starfive-jh7110: Modify the default division factor of sdcard clkyanhong.wang2-0/+9
2022-10-18board:starfive:evb: add usb init configyanhong.wang3-24/+84
2022-10-18clk:starfive-jh7110: Update pll0/pll1/pll2 clkyanhong.wang2-24/+4
2022-10-18net:phy:YUTAI: change tx delay configyanhong.wang1-1/+1
2022-10-18spl: satrfive: bus_root switch to pll2.samin2-9/+0
2022-10-18spl:gpio: Set GPIO domain0-3 voltage to 1.8Vsamin1-1/+1
2022-10-18board:starfive:evb: modify the GPIO configuration for sd moduleyanhong.wang3-9/+20
2022-10-18riscv:dts:starfive-jh7110: Modify sd node configurationyanhong.wang4-38/+7
2022-10-18SPL:riscv:starfive-jh7110: Adjust CPU working frequencyyanhong.wang3-2/+52
2022-10-18config:starfive-jh7110: add MICREL phy config to defconfigyanhong.wang1-0/+3
2022-10-18board:starfive: enable prefetcher and add two macaddress configurationyanhong.wang1-6/+10
2022-10-18riscv:dts:starfive-jh7110: add ethernet-phy delay_chain configyanhong.wang2-4/+17
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-25 20:29:53 +0300