blob: aa0863b9728d954e9313ff616a7060a0a0674942 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
|
/* SPDX-License-Identifier: GPL-2.0 OR MIT */
/*
* Copyright (C) 2021 Ahmad Fatoum, Pengutronix
*/
#ifndef __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__
#define __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__
#define JH7100_CLK_CPUNDBUS_ROOT 0
#define JH7100_CLK_DLA_ROOT 1
#define JH7100_CLK_DSP_ROOT 2
#define JH7100_CLK_GMACUSB_ROOT 3
#define JH7100_CLK_PERH0_ROOT 4
#define JH7100_CLK_PERH1_ROOT 5
#define JH7100_CLK_VIN_ROOT 6
#define JH7100_CLK_VOUT_ROOT 7
#define JH7100_CLK_AUDIO_ROOT 8
#define JH7100_CLK_CDECHIFI4_ROOT 9
#define JH7100_CLK_CDEC_ROOT 10
#define JH7100_CLK_VOUTBUS_ROOT 11
#define JH7100_CLK_CPUNBUS_ROOT_DIV 12
#define JH7100_CLK_DSP_ROOT_DIV 13
#define JH7100_CLK_PERH0_SRC 14
#define JH7100_CLK_PERH1_SRC 15
#define JH7100_CLK_PLL0_TESTOUT 16
#define JH7100_CLK_PLL1_TESTOUT 17
#define JH7100_CLK_PLL2_TESTOUT 18
#define JH7100_CLK_PLL2_REF 19
#define JH7100_CLK_CPU_CORE 20
#define JH7100_CLK_CPU_AXI 21
#define JH7100_CLK_AHB_BUS 22
#define JH7100_CLK_APB1_BUS 23
#define JH7100_CLK_APB2_BUS 24
#define JH7100_CLK_DOM3AHB_BUS 25
#define JH7100_CLK_DOM7AHB_BUS 26
#define JH7100_CLK_U74_CORE0 27
#define JH7100_CLK_U74_CORE1 28
#define JH7100_CLK_U74_AXI 29
#define JH7100_CLK_U74RTC_TOGGLE 30
#define JH7100_CLK_SGDMA2P_AXI 31
#define JH7100_CLK_DMA2PNOC_AXI 32
#define JH7100_CLK_SGDMA2P_AHB 33
#define JH7100_CLK_DLA_BUS 34
#define JH7100_CLK_DLA_AXI 35
#define JH7100_CLK_DLANOC_AXI 36
#define JH7100_CLK_DLA_APB 37
#define JH7100_CLK_VP6_CORE 38
#define JH7100_CLK_VP6BUS_SRC 39
#define JH7100_CLK_VP6_AXI 40
#define JH7100_CLK_VCDECBUS_SRC 41
#define JH7100_CLK_VDEC_BUS 42
#define JH7100_CLK_VDEC_AXI 43
#define JH7100_CLK_VDECBRG_MAIN 44
#define JH7100_CLK_VDEC_BCLK 45
#define JH7100_CLK_VDEC_CCLK 46
#define JH7100_CLK_VDEC_APB 47
#define JH7100_CLK_JPEG_AXI 48
#define JH7100_CLK_JPEG_CCLK 49
#define JH7100_CLK_JPEG_APB 50
#define JH7100_CLK_GC300_2X 51
#define JH7100_CLK_GC300_AHB 52
#define JH7100_CLK_JPCGC300_AXIBUS 53
#define JH7100_CLK_GC300_AXI 54
#define JH7100_CLK_JPCGC300_MAIN 55
#define JH7100_CLK_VENC_BUS 56
#define JH7100_CLK_VENC_AXI 57
#define JH7100_CLK_VENCBRG_MAIN 58
#define JH7100_CLK_VENC_BCLK 59
#define JH7100_CLK_VENC_CCLK 60
#define JH7100_CLK_VENC_APB 61
#define JH7100_CLK_DDRPLL_DIV2 62
#define JH7100_CLK_DDRPLL_DIV4 63
#define JH7100_CLK_DDRPLL_DIV8 64
#define JH7100_CLK_DDROSC_DIV2 65
#define JH7100_CLK_DDRC0 66
#define JH7100_CLK_DDRC1 67
#define JH7100_CLK_DDRPHY_APB 68
#define JH7100_CLK_NOC_ROB 69
#define JH7100_CLK_NOC_COG 70
#define JH7100_CLK_NNE_AHB 71
#define JH7100_CLK_NNEBUS_SRC1 72
#define JH7100_CLK_NNE_BUS 73
#define JH7100_CLK_NNE_AXI 74
#define JH7100_CLK_NNENOC_AXI 75
#define JH7100_CLK_DLASLV_AXI 76
#define JH7100_CLK_DSPX2C_AXI 77
#define JH7100_CLK_HIFI4_SRC 78
#define JH7100_CLK_HIFI4_COREFREE 79
#define JH7100_CLK_HIFI4_CORE 80
#define JH7100_CLK_HIFI4_BUS 81
#define JH7100_CLK_HIFI4_AXI 82
#define JH7100_CLK_HIFI4NOC_AXI 83
#define JH7100_CLK_SGDMA1P_BUS 84
#define JH7100_CLK_SGDMA1P_AXI 85
#define JH7100_CLK_DMA1P_AXI 86
#define JH7100_CLK_X2C_AXI 87
#define JH7100_CLK_USB_BUS 88
#define JH7100_CLK_USB_AXI 89
#define JH7100_CLK_USBNOC_AXI 90
#define JH7100_CLK_USBPHY_ROOTDIV 91
#define JH7100_CLK_USBPHY_125M 92
#define JH7100_CLK_USBPHY_PLLDIV25M 93
#define JH7100_CLK_USBPHY_25M 94
#define JH7100_CLK_AUDIO_DIV 95
#define JH7100_CLK_AUDIO_SRC 96
#define JH7100_CLK_AUDIO_12288 97
#define JH7100_CLK_VIN_SRC 98
#define JH7100_CLK_ISP0_BUS 99
#define JH7100_CLK_ISP0_AXI 100
#define JH7100_CLK_ISP0NOC_AXI 101
#define JH7100_CLK_ISPSLV_AXI 102
#define JH7100_CLK_ISP1_BUS 103
#define JH7100_CLK_ISP1_AXI 104
#define JH7100_CLK_ISP1NOC_AXI 105
#define JH7100_CLK_VIN_BUS 106
#define JH7100_CLK_VIN_AXI 107
#define JH7100_CLK_VINNOC_AXI 108
#define JH7100_CLK_VOUT_SRC 109
#define JH7100_CLK_DISPBUS_SRC 110
#define JH7100_CLK_DISP_BUS 111
#define JH7100_CLK_DISP_AXI 112
#define JH7100_CLK_DISPNOC_AXI 113
#define JH7100_CLK_SDIO0_AHB 114
#define JH7100_CLK_SDIO0_CCLKINT 115
#define JH7100_CLK_SDIO0_CCLKINT_INV 116
#define JH7100_CLK_SDIO1_AHB 117
#define JH7100_CLK_SDIO1_CCLKINT 118
#define JH7100_CLK_SDIO1_CCLKINT_INV 119
#define JH7100_CLK_GMAC_AHB 120
#define JH7100_CLK_GMAC_ROOT_DIV 121
#define JH7100_CLK_GMAC_PTP_REF 122
#define JH7100_CLK_GMAC_GTX 123
#define JH7100_CLK_GMAC_RMII_TX 124
#define JH7100_CLK_GMAC_RMII_RX 125
#define JH7100_CLK_GMAC_TX 126
#define JH7100_CLK_GMAC_TX_INV 127
#define JH7100_CLK_GMAC_RX_PRE 128
#define JH7100_CLK_GMAC_RX_INV 129
#define JH7100_CLK_GMAC_RMII 130
#define JH7100_CLK_GMAC_TOPHYREF 131
#define JH7100_CLK_SPI2AHB_AHB 132
#define JH7100_CLK_SPI2AHB_CORE 133
#define JH7100_CLK_EZMASTER_AHB 134
#define JH7100_CLK_E24_AHB 135
#define JH7100_CLK_E24RTC_TOGGLE 136
#define JH7100_CLK_QSPI_AHB 137
#define JH7100_CLK_QSPI_APB 138
#define JH7100_CLK_QSPI_REF 139
#define JH7100_CLK_SEC_AHB 140
#define JH7100_CLK_AES 141
#define JH7100_CLK_SHA 142
#define JH7100_CLK_PKA 143
#define JH7100_CLK_TRNG_APB 144
#define JH7100_CLK_OTP_APB 145
#define JH7100_CLK_UART0_APB 146
#define JH7100_CLK_UART0_CORE 147
#define JH7100_CLK_UART1_APB 148
#define JH7100_CLK_UART1_CORE 149
#define JH7100_CLK_SPI0_APB 150
#define JH7100_CLK_SPI0_CORE 151
#define JH7100_CLK_SPI1_APB 152
#define JH7100_CLK_SPI1_CORE 153
#define JH7100_CLK_I2C0_APB 154
#define JH7100_CLK_I2C0_CORE 155
#define JH7100_CLK_I2C1_APB 156
#define JH7100_CLK_I2C1_CORE 157
#define JH7100_CLK_GPIO_APB 158
#define JH7100_CLK_UART2_APB 159
#define JH7100_CLK_UART2_CORE 160
#define JH7100_CLK_UART3_APB 161
#define JH7100_CLK_UART3_CORE 162
#define JH7100_CLK_SPI2_APB 163
#define JH7100_CLK_SPI2_CORE 164
#define JH7100_CLK_SPI3_APB 165
#define JH7100_CLK_SPI3_CORE 166
#define JH7100_CLK_I2C2_APB 167
#define JH7100_CLK_I2C2_CORE 168
#define JH7100_CLK_I2C3_APB 169
#define JH7100_CLK_I2C3_CORE 170
#define JH7100_CLK_WDTIMER_APB 171
#define JH7100_CLK_WDT_CORE 172
#define JH7100_CLK_TIMER0_CORE 173
#define JH7100_CLK_TIMER1_CORE 174
#define JH7100_CLK_TIMER2_CORE 175
#define JH7100_CLK_TIMER3_CORE 176
#define JH7100_CLK_TIMER4_CORE 177
#define JH7100_CLK_TIMER5_CORE 178
#define JH7100_CLK_TIMER6_CORE 179
#define JH7100_CLK_VP6INTC_APB 180
#define JH7100_CLK_PWM_APB 181
#define JH7100_CLK_MSI_APB 182
#define JH7100_CLK_TEMP_APB 183
#define JH7100_CLK_TEMP_SENSE 184
#define JH7100_CLK_SYSERR_APB 185
#define JH7100_CLK_PLL0_OUT 186
#define JH7100_CLK_PLL1_OUT 187
#define JH7100_CLK_PLL2_OUT 188
#define JH7100_CLK_END 189
#endif /* __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__ */
|
