1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
|
// SPDX-License-Identifier: GPL-2.0
/*
* Pinmux and GPIO driver for tps6594 PMIC
*
* Copyright (C) 2023 BayLibre Incorporated - https://www.baylibre.com/
*/
#include <linux/gpio/driver.h>
#include <linux/gpio/regmap.h>
#include <linux/module.h>
#include <linux/pinctrl/pinmux.h>
#include <linux/platform_device.h>
#include <linux/mod_devicetable.h>
#include <linux/mfd/tps6594.h>
#define TPS6594_PINCTRL_PINS_NB 11
#define TPS6594_PINCTRL_GPIO_FUNCTION 0
#define TPS6594_PINCTRL_SCL_I2C2_CS_SPI_FUNCTION 1
#define TPS6594_PINCTRL_TRIG_WDOG_FUNCTION 1
#define TPS6594_PINCTRL_CLK32KOUT_FUNCTION 1
#define TPS6594_PINCTRL_SCLK_SPMI_FUNCTION 1
#define TPS6594_PINCTRL_SDATA_SPMI_FUNCTION 1
#define TPS6594_PINCTRL_NERR_MCU_FUNCTION 1
#define TPS6594_PINCTRL_PDOG_FUNCTION 1
#define TPS6594_PINCTRL_SYNCCLKIN_FUNCTION 1
#define TPS6594_PINCTRL_NRSTOUT_SOC_FUNCTION 2
#define TPS6594_PINCTRL_SYNCCLKOUT_FUNCTION 2
#define TPS6594_PINCTRL_SDA_I2C2_SDO_SPI_FUNCTION 2
#define TPS6594_PINCTRL_NERR_SOC_FUNCTION 2
#define TPS6594_PINCTRL_DISABLE_WDOG_FUNCTION 3
#define TPS6594_PINCTRL_NSLEEP1_FUNCTION 4
#define TPS6594_PINCTRL_NSLEEP2_FUNCTION 5
#define TPS6594_PINCTRL_WKUP1_FUNCTION 6
#define TPS6594_PINCTRL_WKUP2_FUNCTION 7
/* Special muxval for recalcitrant pins */
#define TPS6594_PINCTRL_DISABLE_WDOG_FUNCTION_GPIO8 2
#define TPS6594_PINCTRL_SYNCCLKOUT_FUNCTION_GPIO8 3
#define TPS6594_PINCTRL_CLK32KOUT_FUNCTION_GPIO9 3
#define TPS6594_OFFSET_GPIO_SEL 5
#define FUNCTION(fname, v) \
{ \
.pinfunction = PINCTRL_PINFUNCTION(#fname, \
tps6594_##fname##_func_group_names, \
ARRAY_SIZE(tps6594_##fname##_func_group_names)),\
.muxval = v, \
}
static const struct pinctrl_pin_desc tps6594_pins[TPS6594_PINCTRL_PINS_NB] = {
PINCTRL_PIN(0, "GPIO0"), PINCTRL_PIN(1, "GPIO1"),
PINCTRL_PIN(2, "GPIO2"), PINCTRL_PIN(3, "GPIO3"),
PINCTRL_PIN(4, "GPIO4"), PINCTRL_PIN(5, "GPIO5"),
PINCTRL_PIN(6, "GPIO6"), PINCTRL_PIN(7, "GPIO7"),
PINCTRL_PIN(8, "GPIO8"), PINCTRL_PIN(9, "GPIO9"),
PINCTRL_PIN(10, "GPIO10"),
};
static const char *const tps6594_gpio_func_group_names[] = {
"GPIO0", "GPIO1", "GPIO2", "GPIO3", "GPIO4", "GPIO5",
"GPIO6", "GPIO7", "GPIO8", "GPIO9", "GPIO10",
};
static const char *const tps6594_nsleep1_func_group_names[] = {
"GPIO0", "GPIO1", "GPIO2", "GPIO3", "GPIO4", "GPIO5",
"GPIO6", "GPIO7", "GPIO8", "GPIO9", "GPIO10",
};
static const char *const tps6594_nsleep2_func_group_names[] = {
"GPIO0", "GPIO1", "GPIO2", "GPIO3", "GPIO4", "GPIO5",
"GPIO6", "GPIO7", "GPIO8", "GPIO9", "GPIO10",
};
static const char *const tps6594_wkup1_func_group_names[] = {
"GPIO0", "GPIO1", "GPIO2", "GPIO3", "GPIO4", "GPIO5",
"GPIO6", "GPIO7", "GPIO8", "GPIO9", "GPIO10",
};
static const char *const tps6594_wkup2_func_group_names[] = {
"GPIO0", "GPIO1", "GPIO2", "GPIO3", "GPIO4", "GPIO5",
"GPIO6", "GPIO7", "GPIO8", "GPIO9", "GPIO10",
};
static const char *const tps6594_scl_i2c2_cs_spi_func_group_names[] = {
"GPIO0",
"GPIO1",
};
static const char *const tps6594_nrstout_soc_func_group_names[] = {
"GPIO0",
"GPIO10",
};
static const char *const tps6594_trig_wdog_func_group_names[] = {
"GPIO1",
"GPIO10",
};
static const char *const tps6594_sda_i2c2_sdo_spi_func_group_names[] = {
"GPIO1",
};
static const char *const tps6594_clk32kout_func_group_names[] = {
"GPIO2",
"GPIO3",
"GPIO7",
};
static const char *const tps6594_nerr_soc_func_group_names[] = {
"GPIO2",
};
static const char *const tps6594_sclk_spmi_func_group_names[] = {
"GPIO4",
};
static const char *const tps6594_sdata_spmi_func_group_names[] = {
"GPIO5",
};
static const char *const tps6594_nerr_mcu_func_group_names[] = {
"GPIO6",
};
static const char *const tps6594_syncclkout_func_group_names[] = {
"GPIO7",
"GPIO9",
};
static const char *const tps6594_disable_wdog_func_group_names[] = {
"GPIO7",
"GPIO8",
};
static const char *const tps6594_pdog_func_group_names[] = {
"GPIO8",
};
static const char *const tps6594_syncclkin_func_group_names[] = {
"GPIO9",
};
struct tps6594_pinctrl_function {
struct pinfunction pinfunction;
u8 muxval;
};
static const struct tps6594_pinctrl_function pinctrl_functions[] = {
FUNCTION(gpio, TPS6594_PINCTRL_GPIO_FUNCTION),
FUNCTION(nsleep1, TPS6594_PINCTRL_NSLEEP1_FUNCTION),
FUNCTION(nsleep2, TPS6594_PINCTRL_NSLEEP2_FUNCTION),
FUNCTION(wkup1, TPS6594_PINCTRL_WKUP1_FUNCTION),
FUNCTION(wkup2, TPS6594_PINCTRL_WKUP2_FUNCTION),
FUNCTION(scl_i2c2_cs_spi, TPS6594_PINCTRL_SCL_I2C2_CS_SPI_FUNCTION),
FUNCTION(nrstout_soc, TPS6594_PINCTRL_NRSTOUT_SOC_FUNCTION),
FUNCTION(trig_wdog, TPS6594_PINCTRL_TRIG_WDOG_FUNCTION),
FUNCTION(sda_i2c2_sdo_spi, TPS6594_PINCTRL_SDA_I2C2_SDO_SPI_FUNCTION),
FUNCTION(clk32kout, TPS6594_PINCTRL_CLK32KOUT_FUNCTION),
FUNCTION(nerr_soc, TPS6594_PINCTRL_NERR_SOC_FUNCTION),
FUNCTION(sclk_spmi, TPS6594_PINCTRL_SCLK_SPMI_FUNCTION),
FUNCTION(sdata_spmi, TPS6594_PINCTRL_SDATA_SPMI_FUNCTION),
FUNCTION(nerr_mcu, TPS6594_PINCTRL_NERR_MCU_FUNCTION),
FUNCTION(syncclkout, TPS6594_PINCTRL_SYNCCLKOUT_FUNCTION),
FUNCTION(disable_wdog, TPS6594_PINCTRL_DISABLE_WDOG_FUNCTION),
FUNCTION(pdog, TPS6594_PINCTRL_PDOG_FUNCTION),
FUNCTION(syncclkin, TPS6594_PINCTRL_SYNCCLKIN_FUNCTION),
};
struct tps6594_pinctrl {
struct tps6594 *tps;
struct gpio_regmap *gpio_regmap;
struct pinctrl_dev *pctl_dev;
const struct tps6594_pinctrl_function *funcs;
const struct pinctrl_pin_desc *pins;
};
static int tps6594_gpio_regmap_xlate(struct gpio_regmap *gpio,
unsigned int base, unsigned int offset,
unsigned int *reg, unsigned int *mask)
{
unsigned int line = offset % 8;
unsigned int stride = offset / 8;
switch (base) {
case TPS6594_REG_GPIOX_CONF(0):
*reg = TPS6594_REG_GPIOX_CONF(offset);
*mask = TPS6594_BIT_GPIO_DIR;
return 0;
case TPS6594_REG_GPIO_IN_1:
case TPS6594_REG_GPIO_OUT_1:
*reg = base + stride;
*mask = BIT(line);
return 0;
default:
return -EINVAL;
}
}
static int tps6594_pmx_func_cnt(struct pinctrl_dev *pctldev)
{
return ARRAY_SIZE(pinctrl_functions);
}
static const char *tps6594_pmx_func_name(struct pinctrl_dev *pctldev,
unsigned int selector)
{
struct tps6594_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctldev);
return pinctrl->funcs[selector].pinfunction.name;
}
static int tps6594_pmx_func_groups(struct pinctrl_dev *pctldev,
unsigned int selector,
const char *const **groups,
unsigned int *num_groups)
{
struct tps6594_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctldev);
*groups = pinctrl->funcs[selector].pinfunction.groups;
*num_groups = pinctrl->funcs[selector].pinfunction.ngroups;
return 0;
}
static int tps6594_pmx_set(struct tps6594_pinctrl *pinctrl, unsigned int pin,
u8 muxval)
{
u8 mux_sel_val = muxval << TPS6594_OFFSET_GPIO_SEL;
return regmap_update_bits(pinctrl->tps->regmap,
TPS6594_REG_GPIOX_CONF(pin),
TPS6594_MASK_GPIO_SEL, mux_sel_val);
}
static int tps6594_pmx_set_mux(struct pinctrl_dev *pctldev,
unsigned int function, unsigned int group)
{
struct tps6594_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctldev);
u8 muxval = pinctrl->funcs[function].muxval;
/* Some pins don't have the same muxval for the same function... */
if (group == 8) {
if (muxval == TPS6594_PINCTRL_DISABLE_WDOG_FUNCTION)
muxval = TPS6594_PINCTRL_DISABLE_WDOG_FUNCTION_GPIO8;
else if (muxval == TPS6594_PINCTRL_SYNCCLKOUT_FUNCTION)
muxval = TPS6594_PINCTRL_SYNCCLKOUT_FUNCTION_GPIO8;
} else if (group == 9) {
if (muxval == TPS6594_PINCTRL_CLK32KOUT_FUNCTION)
muxval = TPS6594_PINCTRL_CLK32KOUT_FUNCTION_GPIO9;
}
return tps6594_pmx_set(pinctrl, group, muxval);
}
static int tps6594_pmx_gpio_set_direction(struct pinctrl_dev *pctldev,
struct pinctrl_gpio_range *range,
unsigned int offset, bool input)
{
struct tps6594_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctldev);
u8 muxval = pinctrl->funcs[TPS6594_PINCTRL_GPIO_FUNCTION].muxval;
return tps6594_pmx_set(pinctrl, offset, muxval);
}
static const struct pinmux_ops tps6594_pmx_ops = {
.get_functions_count = tps6594_pmx_func_cnt,
.get_function_name = tps6594_pmx_func_name,
.get_function_groups = tps6594_pmx_func_groups,
.set_mux = tps6594_pmx_set_mux,
.gpio_set_direction = tps6594_pmx_gpio_set_direction,
.strict = true,
};
static int tps6594_groups_cnt(struct pinctrl_dev *pctldev)
{
return ARRAY_SIZE(tps6594_pins);
}
static int tps6594_group_pins(struct pinctrl_dev *pctldev,
unsigned int selector, const unsigned int **pins,
unsigned int *num_pins)
{
struct tps6594_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctldev);
*pins = &pinctrl->pins[selector].number;
*num_pins = 1;
return 0;
}
static const char *tps6594_group_name(struct pinctrl_dev *pctldev,
unsigned int selector)
{
struct tps6594_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctldev);
return pinctrl->pins[selector].name;
}
static const struct pinctrl_ops tps6594_pctrl_ops = {
.dt_node_to_map = pinconf_generic_dt_node_to_map_group,
.dt_free_map = pinconf_generic_dt_free_map,
.get_groups_count = tps6594_groups_cnt,
.get_group_name = tps6594_group_name,
.get_group_pins = tps6594_group_pins,
};
static int tps6594_pinctrl_probe(struct platform_device *pdev)
{
struct tps6594 *tps = dev_get_drvdata(pdev->dev.parent);
struct device *dev = &pdev->dev;
struct tps6594_pinctrl *pinctrl;
struct pinctrl_desc *pctrl_desc;
struct gpio_regmap_config config = {};
pctrl_desc = devm_kzalloc(dev, sizeof(*pctrl_desc), GFP_KERNEL);
if (!pctrl_desc)
return -ENOMEM;
pctrl_desc->name = dev_name(dev);
pctrl_desc->owner = THIS_MODULE;
pctrl_desc->pins = tps6594_pins;
pctrl_desc->npins = ARRAY_SIZE(tps6594_pins);
pctrl_desc->pctlops = &tps6594_pctrl_ops;
pctrl_desc->pmxops = &tps6594_pmx_ops;
pinctrl = devm_kzalloc(dev, sizeof(*pinctrl), GFP_KERNEL);
if (!pinctrl)
return -ENOMEM;
pinctrl->tps = dev_get_drvdata(dev->parent);
pinctrl->funcs = pinctrl_functions;
pinctrl->pins = tps6594_pins;
pinctrl->pctl_dev = devm_pinctrl_register(dev, pctrl_desc, pinctrl);
if (IS_ERR(pinctrl->pctl_dev))
return dev_err_probe(dev, PTR_ERR(pinctrl->pctl_dev),
"Couldn't register pinctrl driver\n");
config.parent = tps->dev;
config.regmap = tps->regmap;
config.ngpio = TPS6594_PINCTRL_PINS_NB;
config.ngpio_per_reg = 8;
config.reg_dat_base = TPS6594_REG_GPIO_IN_1;
config.reg_set_base = TPS6594_REG_GPIO_OUT_1;
config.reg_dir_out_base = TPS6594_REG_GPIOX_CONF(0);
config.reg_mask_xlate = tps6594_gpio_regmap_xlate;
pinctrl->gpio_regmap = devm_gpio_regmap_register(dev, &config);
if (IS_ERR(pinctrl->gpio_regmap))
return dev_err_probe(dev, PTR_ERR(pinctrl->gpio_regmap),
"Couldn't register gpio_regmap driver\n");
return 0;
}
static const struct platform_device_id tps6594_pinctrl_id_table[] = {
{ "tps6594-pinctrl", },
{}
};
MODULE_DEVICE_TABLE(platform, tps6594_pinctrl_id_table);
static struct platform_driver tps6594_pinctrl_driver = {
.probe = tps6594_pinctrl_probe,
.driver = {
.name = "tps6594-pinctrl",
},
.id_table = tps6594_pinctrl_id_table,
};
module_platform_driver(tps6594_pinctrl_driver);
MODULE_AUTHOR("Esteban Blanc <eblanc@baylibre.com>");
MODULE_DESCRIPTION("TPS6594 pinctrl and GPIO driver");
MODULE_LICENSE("GPL");
|
