1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
* Wave5 series multi-standard codec IP - low level access functions
*
* Copyright (C) 2021 CHIPS&MEDIA INC
*/
#ifndef _VDI_H_
#define _VDI_H_
#include "wave5-vpuconfig.h"
#include <linux/string.h>
#include <linux/slab.h>
#include <linux/device.h>
/************************************************************************/
/* COMMON REGISTERS */
/************************************************************************/
#define VPU_PRODUCT_CODE_REGISTER 0x1044
/* system register write */
#define vpu_write_reg(VPU_INST, ADDR, DATA) wave5_vdi_write_register(VPU_INST, ADDR, DATA)
/* system register read */
#define vpu_read_reg(CORE, ADDR) wave5_vdi_readl(CORE, ADDR)
struct vpu_buf {
size_t size;
dma_addr_t daddr;
void *vaddr;
};
struct dma_vpu_buf {
size_t size;
dma_addr_t daddr;
};
enum endian_mode {
VDI_LITTLE_ENDIAN = 0, /* 64bit LE */
VDI_BIG_ENDIAN, /* 64bit BE */
VDI_32BIT_LITTLE_ENDIAN,
VDI_32BIT_BIG_ENDIAN,
/* WAVE PRODUCTS */
VDI_128BIT_LITTLE_ENDIAN = 16,
VDI_128BIT_LE_BYTE_SWAP,
VDI_128BIT_LE_WORD_SWAP,
VDI_128BIT_LE_WORD_BYTE_SWAP,
VDI_128BIT_LE_DWORD_SWAP,
VDI_128BIT_LE_DWORD_BYTE_SWAP,
VDI_128BIT_LE_DWORD_WORD_SWAP,
VDI_128BIT_LE_DWORD_WORD_BYTE_SWAP,
VDI_128BIT_BE_DWORD_WORD_BYTE_SWAP,
VDI_128BIT_BE_DWORD_WORD_SWAP,
VDI_128BIT_BE_DWORD_BYTE_SWAP,
VDI_128BIT_BE_DWORD_SWAP,
VDI_128BIT_BE_WORD_BYTE_SWAP,
VDI_128BIT_BE_WORD_SWAP,
VDI_128BIT_BE_BYTE_SWAP,
VDI_128BIT_BIG_ENDIAN = 31,
VDI_ENDIAN_MAX
};
#define VDI_128BIT_ENDIAN_MASK 0xf
int wave5_vdi_init(struct device *dev);
int wave5_vdi_release(struct device *dev); //this function may be called only at system off.
#endif //#ifndef _VDI_H_
|
