index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
kernel
/
irq
/
irq_sim.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-04-26
Merge tag 'irq-core-2021-04-26' of git://git.kernel.org/pub/scm/linux/kernel/...
Linus Torvalds
1
-19
/
+12
2021-03-30
genirq/irq_sim: Shrink devm_irq_domain_create_sim()
Bartosz Golaszewski
1
-19
/
+12
2021-03-16
genirq/irq_sim: Fix typos in kernel doc (fnode -> fwnode)
Andy Shevchenko
1
-2
/
+2
2020-05-18
genirq/irq_sim: Simplify the API
Bartosz Golaszewski
1
-102
/
+165
2019-02-19
irq/irq_sim: add irq_set_type() callback
Bartosz Golaszewski
1
-0
/
+12
2018-12-13
irq/irq_sim: Store multiple interrupt offsets in a bitmap
Bartosz Golaszewski
1
-2
/
+21
2018-04-26
genirq/irq_sim: Remove the license boilerplate
Bartosz Golaszewski
1
-6
/
+1
2018-03-20
genirq: Add missing SPDX identifiers
Thomas Gleixner
1
-0
/
+1
2018-03-09
genirq/irq_sim: Return the base of the irq range from irq_sim_init()
Bartosz Golaszewski
1
-4
/
+6
2018-03-09
genirq/irq_sim: Check the return value of irq_sim_init() for error codes
Bartosz Golaszewski
1
-1
/
+1
2018-03-09
genirq/irq_sim: Explicitly include slab.h
Bartosz Golaszewski
1
-0
/
+1
2017-08-16
genirq/irq_sim: Add a devres variant of irq_sim_init()
Bartosz Golaszewski
1
-0
/
+43
2017-08-16
genirq/irq_sim: Add a simple interrupt simulator framework
Bartosz Golaszewski
1
-0
/
+121