summaryrefslogtreecommitdiff
path: root/include/kvm/arm_pmu.h
AgeCommit message (Expand)AuthorFilesLines
2019-07-23KVM: arm/arm64: Introduce kvm_pmu_vcpu_init() to setup PMU counter indexZenghui Yu1-0/+2
2019-07-05KVM: arm/arm64: Support chained PMU countersAndrew Murray1-0/+2
2019-07-05KVM: arm/arm64: Remove pmc->bitmaskAndrew Murray1-1/+0
2019-07-05KVM: arm/arm64: Rename kvm_pmu_{enable/disable}_counter functionsAndrew Murray1-4/+4
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2017-07-25KVM: arm/arm64: PMU: Fix overflow interrupt injectionAndrew Jones1-2/+0
2017-06-08KVM: arm64: Allow creating the PMU without the in-kernel GICChristoffer Dall1-0/+6
2017-04-09KVM: arm/arm64: Report PMU overflow interrupts to userspace irqchipChristoffer Dall1-0/+7
2016-06-27arm64: KVM: fix build with CONFIG_ARM_PMU disabledSudeep Holla1-2/+2
2016-02-29arm64: KVM: Add a new vcpu device control group for PMUv3Shannon Zhao1-0/+23
2016-02-29arm64: KVM: Add a new feature bit for PMUv3Shannon Zhao1-0/+2
2016-02-29arm64: KVM: Free perf event of PMU when destroying vcpuShannon Zhao1-0/+2
2016-02-29arm64: KVM: Reset PMU state when resetting vcpuShannon Zhao1-0/+2
2016-02-29arm64: KVM: Add PMU overflow interrupt routingShannon Zhao1-0/+5
2016-02-29arm64: KVM: Add helper to handle PMCR register bitsShannon Zhao1-0/+2
2016-02-29arm64: KVM: Add access handler for PMSWINC registerShannon Zhao1-0/+2
2016-02-29arm64: KVM: Add access handler for PMOVSSET and PMOVSCLR registerShannon Zhao1-0/+2
2016-02-29arm64: KVM: PMU: Add perf event map and introduce perf event creating functionShannon Zhao1-0/+4
2016-02-29arm64: KVM: Add access handler for PMCNTENSET and PMCNTENCLR registerShannon Zhao1-0/+9
2016-02-29arm64: KVM: Add access handler for event counter registerShannon Zhao1-0/+11
2016-02-29arm64: KVM: Add access handler for PMCR registerShannon Zhao1-0/+4
2016-02-29arm64: KVM: Define PMU data structure for each vcpuShannon Zhao1-0/+42
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-11 23:00:35 +0300