index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starfive-6.6.48-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
dt-bindings
/
clock
/
exynos5433.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-02-01
clk: samsung: exynos5433: Fix name typo in sssx
Kamil Konieczny
1
-1
/
+1
2019-02-01
clk: samsung: dt-bindings: Add Exynos5433 IMEM CMU clock IDs
Kamil Konieczny
1
-0
/
+6
2018-10-15
dt-bindings: clock: samsung: Add SPDX license identifiers
Krzysztof Kozlowski
1
-4
/
+1
2017-01-27
clk: samsung: exynos5433: Add IDs for PHYCLK_MIPIDPHY0_* clocks
Marek Szyprowski
1
-1
/
+4
2016-06-10
clk: samsung: exynos5433: Add CLK_IGNORE_UNUSED flag to PCIE device
Jaehoon Chung
1
-1
/
+2
2016-02-23
clk: samsung: exynos5433: Fix typos in *_ISP_MPWM clock names
Sylwester Nawrocki
1
-1
/
+1
2016-02-03
clk/samsung: exynos5433: add pclk_decon clock
Andrzej Hajda
1
-1
/
+3
2016-02-03
clk/samsung: exynos5433: add definitions of HDMI-PHY output clocks
Andrzej Hajda
1
-1
/
+4
2015-02-05
clk: samsung: exynos5433: Move CLK_SCLK_HDMI_SPDIF_DISP clock to CMU_TOP domain
Chanwoo Choi
1
-3
/
+3
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_CAM1 domain
Chanwoo Choi
1
-2
/
+145
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_CAM0 domain
Chanwoo Choi
1
-1
/
+145
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_ISP domain
Chanwoo Choi
1
-1
/
+88
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_HEVC domain
Chanwoo Choi
1
-1
/
+26
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_MFC domain
Chanwoo Choi
1
-1
/
+26
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_MSCL domain
Chanwoo Choi
1
-1
/
+40
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_ATLAS domain
Chanwoo Choi
1
-0
/
+46
2015-02-05
clk: samsung: exynos5433: Add clocks for CMU_APOLLO domain
Chanwoo Choi
1
-0
/
+37
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_GSCL domain
Chanwoo Choi
1
-1
/
+36
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_G3D domain
Chanwoo Choi
1
-0
/
+25
2015-02-04
clk: samsung: exynos5433: Add missing clocks for CMU_FSYS domain
Chanwoo Choi
1
-3
/
+93
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_BUS{0|1|2} domains
Chanwoo Choi
1
-1
/
+26
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_AUD domain
Chanwoo Choi
1
-0
/
+53
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_DISP domain
Chanwoo Choi
1
-1
/
+113
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_MIF domain
Chanwoo Choi
1
-1
/
+189
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_G2D domain
Chanwoo Choi
1
-1
/
+41
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_PERIS domain
Chanwoo Choi
1
-1
/
+32
2015-02-04
clk: samsung: exynos5433: Add clocks for CMU_PERIC domain
Chanwoo Choi
1
-1
/
+33
2015-02-04
clk: samsung: exynos5433: Add MUX clocks of CMU_TOP domain
Chanwoo Choi
1
-2
/
+29
2015-02-04
clk: samsung: exynos5433: Add clocks using common clock framework
Chanwoo Choi
1
-0
/
+199