summaryrefslogtreecommitdiff
path: root/drivers/reset/Makefile
AgeCommit message (Expand)AuthorFilesLines
2018-10-05reset: qcom: PDC Global (Power Domain Controller) reset controllerSibi Sankar1-0/+1
2018-07-20reset: meson: add meson audio arb driverJerome Brunet1-0/+1
2018-07-16reset: uniphier: add USB3 core reset controlKunihiko Hayashi1-0/+1
2018-07-16reset: qcom: AOSS (always on subsystem) reset controllerSibi Sankar1-0/+1
2018-03-27reset: stm32mp1: Enable stm32mp1 reset driverGabriel Fernandez1-0/+1
2017-11-17Merge tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-3/+2
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-10-18Merge branch 'reset/arc' into reset/nextPhilipp Zabel1-0/+1
2017-10-18reset: zx2967: use the reset-simple driverPhilipp Zabel1-1/+0
2017-10-18reset: stm32: use the reset-simple driverPhilipp Zabel1-1/+0
2017-10-18reset: socfpga: use the reset-simple driverPhilipp Zabel1-1/+0
2017-10-17reset: add reset-simple to unify socfpga, stm32, sunxi, and zx2967Philipp Zabel1-0/+1
2017-09-18ARC: reset: introduce AXS10x reset driverEugeniy Paltsev1-0/+1
2017-09-18ARC: reset: remove the misleading v1 suffix all overVineet Gupta1-1/+1
2017-09-16Merge branch '4.14-features' of git://git.linux-mips.org/pub/scm/ralf/upstrea...Linus Torvalds1-0/+1
2017-09-04reset: Add a reset controller driver for the Lantiq XWAY based SoCsMartin Blumenstingl1-0/+1
2017-08-07Revert "reset: Add a Gemini reset controller"Linus Walleij1-1/+0
2017-07-20ARC: reset: introduce HSDKv1 reset driverEugeniy Paltsev1-0/+1
2017-06-06reset: Add the TI SCI reset driverAndrew F. Davis1-0/+1
2017-05-24reset: Add a Gemini reset controllerLinus Walleij1-0/+1
2017-05-24reset: ti_syscon: Rename TI_SYSCON_RESET to RESET_TI_SYSCONSuman Anna1-1/+1
2017-03-15reset: Add Altera Arria10 SR Reset ControllerThor Thayer1-0/+1
2017-03-15reset: Add i.MX7 SRC reset driverAndrey Smirnov1-0/+2
2017-01-20reset: zx2967: add reset controller driver for ZTE's zx2967 familyBaoyou Xie1-0/+1
2016-11-18reset: Add Tegra BPMP reset driverThierry Reding1-0/+1
2016-08-30reset: hi6220: allow to compile test driver on other architecturesPhilipp Zabel1-1/+1
2016-08-30reset: zynq: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-30reset: sunxi: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-30reset: stm32: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-30reset: socfpga: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-30reset: pistachio: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-25reset: meson: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-25reset: lpc18xx: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-25reset: berlin: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-25reset: ath79: add driver Kconfig optionPhilipp Zabel1-1/+1
2016-08-24reset: uniphier: add reset controller driver for UniPhier SoCsMasahiro Yamada1-0/+1
2016-08-24drivers: reset: Add STM32 reset driverMaxime Coquelin1-0/+1
2016-06-30reset: add TI SYSCON based reset driverAndrew F. Davis1-0/+1
2016-06-01reset: Add support for the Amlogic Meson SoC Reset ControllerNeil Armstrong1-0/+1
2016-04-01reset: Add Oxford Semiconductor Reset Controller driverNeil Armstrong1-0/+1
2016-02-05reset: img: Add Pistachio reset controller driverDamien Horsley1-0/+1
2015-11-20reset: hi6220: Reset driver for hisilicon hi6220 SoCChen Feng1-0/+1
2015-11-16reset: remove redundant $(CONFIG_RESET_CONTROLLER) from MakefileMasahiro Yamada1-1/+1
2015-08-16Merge branch 'reset/ath79' into reset/nextPhilipp Zabel1-0/+1
2015-08-04reset: reset-zynq: Adding support for Xilinx Zynq reset controller.Moritz Fischer1-0/+1
2015-08-04reset: Add a driver for the reset controller on the AR71XX/AR9XXXAlban Bedel1-0/+1
2015-08-03reset: add driver for lpc18xx rguJoachim Eastwood1-0/+1
2014-10-20reset: add the Berlin reset controller driverAntoine Ténart1-0/+1
2014-04-26reset: add driver for socfpgaSteffen Trumtrar1-0/+1
2014-03-11drivers: reset: STi SoC system configuration reset controller supportStephen Gallimore1-0/+1
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-05 01:13:46 +0300