index
:
starfive-tech/linux.git
JH7100_VisionFive_OH_dev
JH7110_VisionFive2_510_devel
JH7110_VisionFive2_6.1.y_devel
JH7110_VisionFive2_6.6.y_devel
JH7110_VisionFive2_devel
JH7110_VisionFive2_upstream
beaglev-5.13.y
beaglev_fedora_devel
buildroot-upstream
esmil_starlight
fedora-vic-7100_5.10.6
master
openwrt-6.1.y
rt-ethercat-release
rt-linux-6.6.y-release
rt-linux-release
rtthread_AMP
starfive-5.13
starfive-5.15-dubhe
starfive-6.1-dubhe
starfive-6.1.65-dubhe
starfive-6.6.10-dubhe
starfive-6.6.31-dubhe
starlight-5.14.y
visionfive
visionfive-5.13.y-devel
visionfive-5.15.y
visionfive-5.15.y-devel
visionfive-5.15.y_fedora_devel
visionfive-5.16.y
visionfive-5.17.y
visionfive-5.18.y
visionfive-5.19.y
visionfive-6.4.y
visionfive_fedora_devel
StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
net
/
wireless
/
mediatek
/
mt76
/
mmio.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-05-12
mt76: mt7615: rework IRQ handling to prepare for MSI support
Felix Fietkau
1
-1
/
+2
2020-02-14
mt76: Introduce mt76_mcu data structure
Lorenzo Bianconi
1
-3
/
+0
2019-09-05
mt76: switch to SPDX tag instead of verbose boilerplate text
Ryder Lee
1
-12
/
+1
2019-09-05
mt76: introduce mt76_mmio_read_copy routine
Lorenzo Bianconi
1
-3
/
+10
2019-09-05
mt76: round up length on mt76_wr_copy
Felix Fietkau
1
-1
/
+1
2019-05-01
mt76: use readl/writel instead of ioread32/iowrite32
Felix Fietkau
1
-2
/
+2
2019-05-01
mt76: mmio: move mt76x02_set_irq_mask in mt76 module
Lorenzo Bianconi
1
-0
/
+13
2018-10-13
mt76: allow to identify bus
Stanislaw Gruszka
1
-0
/
+1
2018-10-01
mt76: mmio: add implementation of wr_rp and rd_rp
Lorenzo Bianconi
1
-0
/
+26
2018-10-01
mt76: move mt76x02_set_irq_mask in mt76x02_mmio.c
Lorenzo Bianconi
1
-0
/
+1
2018-09-19
mt76: move __iomem regs in mt76_mmio
Lorenzo Bianconi
1
-4
/
+4
2018-09-19
mt76: introduce mmio data structure in mt76_dev
Lorenzo Bianconi
1
-0
/
+4
2017-12-07
mt76: add common code shared between multiple chipsets
Felix Fietkau
1
-0
/
+61