summaryrefslogtreecommitdiff
path: root/drivers/media
AgeCommit message (Expand)AuthorFilesLines
2023-08-03Media:Wave5: Add contiguous planes format support (YUV420/NV12/NV21)Som Qin2-9/+9
2023-08-03Media:wave5: Driver get clks from DTS instead of hard coding.Som Qin1-30/+8
2023-08-03Media:wave5: Fix stride mismatching of decoding frame buffersSom Qin1-1/+8
2023-08-03Media:wave5: wave5 v4l2 driver support gst/ffmpegSom Qin5-64/+169
2023-08-03Media:wave5: set default format for display_fmtSom Qin1-0/+1
2023-08-03media: add wave511 v4l2 support for starfive platfromSom Qin8-48/+162
2023-08-03media: add wave5 v4l2 driver from mail listSom Qin21-0/+11073
2023-07-10media: starfive: Fix vin warningChanghuang Liang1-1/+1
2023-07-03media: starfive: imx219: Add system pmChanghuang Liang1-0/+1
2023-06-20Merge branch 'CR_5859_ov4689_515_changhuang.liang' into 'jh7110-5.15.y-devel'andy.hu1-9/+13
2023-06-20media: starfive: ov4689: Add different lane num supportChanghuang Liang1-9/+13
2023-06-19media: starfive: Update csi pix cfgChanghuang Liang3-12/+28
2023-06-19media: starfive: Update video pipeline set fmtChanghuang Liang5-56/+87
2023-05-04media: starfive: imx219: Add reset operationChanghuang Liang1-1/+3
2023-05-04Revert "v4l2: imx219 use pinctrl"Changhuang Liang1-66/+4
2023-04-19media: starfive: update copyright descriptionChanghuang Liang29-42/+76
2023-04-03media: i2c: imx708: Delete gainChanghuang Liang1-27/+0
2023-04-03media: i2c: Add imx708 supportChanghuang Liang3-0/+1935
2023-02-24media: starfive: Delete operate sensor ctrl in video nodeChanghuang Liang1-240/+0
2023-02-03Merge branch 'CR_3158_ISP_515_Kevin.xie' into 'jh7110-5.15.y-devel'andy.hu2-13/+78
2023-01-31v4l2_driver: isp: Save & resore context regs during stream on/off.Kevin.xie2-13/+78
2023-01-17media: starfive: Modify support imx219 compile to moduleChanghuang Liang1-1/+1
2023-01-11media: starfive: Update VIN system PM operationChanghuang Liang2-39/+63
2023-01-11media: starfive: stf_video: Multi open only set power one timeChanghuang Liang2-6/+17
2023-01-11media: starfive: Delete unused USE_MEDIA_PIPELINE macro codeChanghuang Liang1-73/+1
2022-11-17Merge branch 'CR_2661_V4L2_Kevin.xie' into 'jh7110-5.15.y-devel'andy.hu1-2/+25
2022-11-15v4l2_driver: vin: Add skip frames for isp control.Kevin.xie1-2/+25
2022-11-09media: v4l2_driver: Supplement the missing runtime pm get ops on more than on...Kevin.xie1-2/+4
2022-10-27media: starfive: Remove hardware operations in vin initchanghuang.liang1-3/+0
2022-10-27media: starfive: Delete isp noc bus clockchanghuang.liang2-8/+0
2022-10-27media: starfive: Vin module get reset use sharechanghuang.liang1-1/+1
2022-10-27v4l2: Fixed vin line stream_out not change except WR.changhuang.liang1-9/+11
2022-10-27v4l2: VIN driver use pmchanghuang.liang5-78/+153
2022-10-27ov4689: Correct some codechanghuang.liang1-32/+10
2022-10-27sc2235: Delete the control direct control registerchanghuang.liang1-71/+15
2022-10-27sc2235: Use runtime/system pmchanghuang.liang1-42/+62
2022-10-27imx219: Separate set stream and runtime PMchanghuang.liang1-47/+14
2022-10-27ov4689: Use runtime PMchanghuang.liang1-84/+66
2022-10-27ov4689: delete read chip id in set powerchanghuang.liang1-19/+0
2022-09-23Merge branch 'CR_2156_v4l2_515_changhuang.liang' into 'jh7110-5.15.y-devel'andy.hu3-6/+6
2022-09-15v4l2: modify imx219 vertical crop valuechanghuang.liang1-1/+1
2022-09-15v4l2: modify vin clk base on pll2 changechanghuang.liang3-6/+6
2022-09-07Merge branch 'CR_2004_v4l2_515_changhuang.liang' into 'jh7110-5.15.y-devel'andy.hu4-5/+5
2022-08-31v4l2: modify v4l2 compatible namechanghuang.liang4-5/+5
2022-08-30v4l2: modify reset cause failedchanghuang.liang4-26/+35
2022-08-26Merge branch 'CR_1560_v4l2_changhuang.liang' into 'jh7110-5.15.y-devel'andy.hu4-15/+35
2022-08-26v4l2: use axi wr resetchanghuang.liang4-15/+35
2022-08-26Merge branch 'CR_1874_v4l2_515_changhuang.liang' into 'jh7110-5.15.y-devel'andy.hu1-1/+2
2022-08-26Merge branch 'CR_1900_v4l2_515_changhuang.liang' into 'jh7110-5.15.y-devel'andy.hu1-5/+1
2022-08-19Merge branch 'CR_1867_V4L2_mason.huo' into 'jh7110-5.15.y-devel'andy.hu1-1/+1