starfive-tech/linux.git - StarFive Tech Linux Kernel for VisionFive (JH7110) boards (mirror)

Age	Commit message (Expand)	Author	Files	Lines
2021-01-12	media: ccs-pll: Switch from standard integer types to kernel ones	Sakari Ailus	1	-43/+43
2020-12-07	media: ccs-pll: Add support for DDR OP system and pixel clocks	Sakari Ailus	1	-0/+2
2020-12-07	media: ccs-pll: Add trivial dual PLL support	Sakari Ailus	1	-0/+1
2020-12-07	media: ccs-pll: Rework bounds checks	Sakari Ailus	1	-0/+4
2020-12-07	media: ccs-pll: Check for derating and overrating, support non-derating sensors	Sakari Ailus	1	-0/+2
2020-12-07	media: ccs-pll: Add support flexible OP PLL pixel clock divider	Sakari Ailus	1	-0/+1
2020-12-07	media: ccs-pll: Support two cycles per pixel on OP domain	Sakari Ailus	1	-0/+2
2020-12-07	media: ccs-pll: Add support for extended input PLL clock divider	Sakari Ailus	1	-0/+1
2020-12-07	media: ccs-pll: Add support for decoupled OP domain calculation	Sakari Ailus	1	-0/+1
2020-12-07	media: ccs-pll: Add support for lane speed model	Sakari Ailus	1	-0/+6
2020-12-07	media: ccs-pll: Use the BIT macro	Sakari Ailus	1	-2/+5
2020-12-07	media: ccs-pll: Document the structs in the header as well as the function	Sakari Ailus	1	-0/+89
2020-12-07	media: ccs-pll: Move the flags field down, away from 8-bit fields	Sakari Ailus	1	-1/+1
2020-12-07	media: ccs-pll: Differentiate between CSI-2 D-PHY and C-PHY	Sakari Ailus	1	-1/+2
2020-12-07	media: ccs-pll: Remove parallel bus support	Sakari Ailus	1	-10/+4
2020-12-07	media: ccs-pll: Split limits and PLL configuration into front and back parts	Sakari Ailus	1	-18/+26
2020-12-03	media: ccs: Change my e-mail address	Sakari Ailus	1	-1/+1
2020-12-03	media: smiapp-pll: Rename as ccs-pll	Sakari Ailus	1	-0/+99