summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/tegra
AgeCommit message (Expand)AuthorFilesLines
2015-08-13drm/tegra: dc: Rename register for consistencyThierry Reding2-4/+4
2015-08-13drm/tegra: dc: Record statisticsThierry Reding2-3/+49
2015-08-13drm/tegra: dc: Request syncpoint earlierThierry Reding1-4/+4
2015-08-13drm/tegra: dc: Remove gratuituous blank lineThierry Reding1-1/+0
2015-08-13drm/tegra: dc: Clarify comment about cursor treatmentThierry Reding1-3/+5
2015-08-13drm/tegra: dc: Implement CRC debugfs interfaceThierry Reding2-0/+27
2015-08-13drm/tegra: dc: Add Tegra210 supportThierry Reding2-0/+13
2015-08-13drm/tegra: dc: Reset VBLANK to offThierry Reding2-2/+4
2015-08-13drm/tegra: output: Support low-active hotplug detectThierry Reding2-8/+14
2015-08-13drm/tegra: Use SIMPLE_DEV_PM_OPSThierry Reding1-3/+2
2015-08-13drm/tegra: Allow VBLANK to be disabledThierry Reding1-0/+1
2015-08-06drm/tegra: Use new drm_fb_helper functionsArchit Taneja1-26/+9
2015-07-27drm: Make the connector dpms callback return a value, v2.Maarten Lankhorst4-6/+10
2015-07-27drm/atomic: pass old crtc state to atomic_begin/flush.Maarten Lankhorst1-2/+4
2015-06-18Merge tag 'drm/tegra/for-4.2-rc1' of git://anongit.freedesktop.org/tegra/linu...Dave Airlie3-40/+36
2015-06-12drm/tegra: dpaux: Registers are 32-bitThierry Reding1-11/+10
2015-06-12drm/tegra: gem: Flush pages after allocationThierry Reding1-17/+8
2015-06-12drm/tegra: gem: Take into account IOMMU apertureThierry Reding1-2/+10
2015-06-12drm/tegra: dpaux: Fix transfers larger than 4 bytesThierry Reding1-10/+8
2015-05-08drm/tegra: Don't use vblank_disable_immediate on incapable driver.Mario Kleiner1-1/+0
2015-04-21dma-buf: cleanup dma_buf_export() to make it easily extensibleSumit Semwal1-2/+8
2015-04-08Merge tag 'drm/tegra/for-4.1-rc1' of git://anongit.freedesktop.org/tegra/linu...Dave Airlie7-66/+270
2015-04-02drm/tegra: sor: Reset during initializationTomeu Vizoso1-0/+18
2015-04-02drm/tegra: hdmi: Name register fields consistentlyThierry Reding2-2/+2
2015-04-02drm/tegra: hdmi: Resets are synchronousThierry Reding1-1/+1
2015-04-02drm/tegra: dc: Document tegra_dc_state_setup_clock()Thierry Reding1-0/+12
2015-04-02drm/tegra: dc: Remove unused callbacksThierry Reding1-2/+0
2015-04-02drm/tegra: dc: Remove unused functionThierry Reding2-22/+0
2015-04-02drm/tegra: dc: Use base atomic state helpersThierry Reding1-13/+18
2015-04-02drm/tegra: dc: Implement hardware VBLANK counterThierry Reding4-13/+35
2015-04-02drm/tegra: sor: Dump registers via debugfsThierry Reding1-6/+165
2015-04-02drm/tegra: sor: Registers are 32-bitThierry Reding1-7/+6
2015-04-02drm/tegra: Provide debugfs file for the IOVA spaceThierry Reding1-0/+10
2015-04-02drm/tegra: dc: Check for valid parent clockThierry Reding1-0/+3
2015-03-09Merge tag 'v4.0-rc3' into drm-nextDave Airlie2-39/+48
2015-03-05drm: Pass in new and old plane state to prepare_fb and cleanup_fbTvrtko Ursulin1-2/+4
2015-02-24drm/atomic-helper: Rename commmit_post/pre_planesDaniel Vetter1-2/+2
2015-02-19drm/tegra: dc: Move more code into ->init()Thierry Reding1-38/+36
2015-02-19drm/tegra: dc: Wire up CRTC parent of atomic stateThierry Reding1-1/+3
2015-02-19drm/tegra: dc: Reset state's active_changed fieldThierry Reding1-0/+1
2015-02-19drm/tegra: hdmi: Explicitly set clock rateThierry Reding1-0/+8
2015-01-27drm/tegra: Use correct relocation target offsetsDavid Ung1-1/+1
2015-01-27drm/tegra: Add minimal power managementThierry Reding1-0/+25
2015-01-27drm/tegra: dc: Unify enabling the display controllerThierry Reding5-52/+16
2015-01-27drm/tegra: Track tiling and format in plane stateThierry Reding2-30/+101
2015-01-27drm/tegra: Track active planes in CRTC stateThierry Reding1-28/+44
2015-01-27drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding4-179/+0
2015-01-27drm/tegra: Atomic conversion, phase 3, step 3Thierry Reding3-119/+100
2015-01-27drm/tegra: Atomic conversion, phase 3, step 2Thierry Reding1-1/+1
2015-01-27drm/tegra: dc: Use atomic clock state in modesetThierry Reding1-0/+37
generated by cgit v1.2.3 (git 2.39.0) at 2025-10-03 06:45:13 +0300